



**512Kx32 SRAM MODULE** *PRELIMINARY\****FEATURES**

- Access Times of 70, 85, 100, 120nS
- Packaging
  - 66-pin, PGA Type, 1.385 inch square, Hermetic Ceramic HIP (Package 402), SMD Number 5962-94611
  - 68 lead, 40mm Hermetic Low Capacitance CQFP, 5.1mm (0.200") (Package 501) SMD Number 5962-95624
  - 68 lead, 40mm Hermetic Low Profile CQFP, 3.5mm (0.140"), (Package 502)
  - 68 lead, Hermetic CQFP (G2), 22mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 3)
- Organized as 512Kx32, User Configurable as 1024Kx16 or 2Mx8
- Commercial, Industrial and Military Temperature Ranges
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Low Power CMOS
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
  - WS512K32-XG2X- 8 grams typical
  - WS512K32-XH2X - 13 grams typical
  - WS512K32-XG4X - 20 grams typical

\* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

**FIG. 1 PIN CONFIGURATION FOR WS512K32N-XH2X, SMD 5962-94611****TOP VIEW****PIN DESCRIPTION**

|         |                     |
|---------|---------------------|
| I/O0-31 | Data Inputs/Outputs |
| A0-18   | Address Inputs      |
| WE1-4   | Write Enables       |
| CS1-4   | Chip Selects        |
| OE      | Output Enable       |
| Vcc     | Power Supply        |
| GND     | Ground              |
| NC      | Not Connected       |

**BLOCK DIAGRAM**

**TOP VIEW**

Pin 1: NC, Pin 2: A0, Pin 3: A1, Pin 4: A2, Pin 5: A3, Pin 6: A4, Pin 7: A5, Pin 8: CS<sub>1</sub>, Pin 9: GND, Pin 10: CS<sub>2</sub>, Pin 11: WE, Pin 12: A6, Pin 13: A7, Pin 14: A8, Pin 15: A9, Pin 16: VCC

**BLOCK DIAGRAM**

WE, OE, A0-15, CS<sub>1</sub>, CS<sub>2</sub>, CS<sub>3</sub>, CS<sub>4</sub>, 512K x 8, I/O0-7, I/O8-15, I/O16-23, I/O24-31

| Pin | Function            |
|-----|---------------------|
| 1   | I/O0-31             |
| 2   | Data Inputs/Outputs |
| 3   | A0-18               |
| 4   | Address Inputs      |
| 5   | WE                  |
| 6   | Write Enable        |
| 7   | CS <sub>1</sub> -4  |
| 8   | Chip Selects        |
| 9   | OE                  |
| 10  | Output Enable       |
| 11  | VCC                 |
| 12  | Power Supply        |
| 13  | GND                 |
| 14  | Ground              |
| 15  | NC                  |
| 16  | Not Connected       |

**TOP VIEW**

**PIN DESCRIPTION**

|                     |                     |
|---------------------|---------------------|
| I/O0-31             | Data Inputs/Outputs |
| A0-18               | Address Inputs      |
| $\overline{WE}$ 1-4 | Write Enables       |
| $\overline{CS}$ 1-4 | Chip Selects        |
| $\overline{OE}$     | Output Enable       |
| Vcc                 | Power Supply        |
| GND                 | Ground              |
| NC                  | Not Connected       |

The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

**BLOCK DIAGRAM**



## ABSOLUTE MAXIMUM RATINGS

| Parameter                      | Symbol           | Min  | Max                  | Unit |
|--------------------------------|------------------|------|----------------------|------|
| Operating Temperature          | T <sub>A</sub>   | -55  | +125                 | °C   |
| Storage Temperature            | T <sub>STG</sub> | -65  | +150                 | °C   |
| Signal Voltage Relative to GND | V <sub>G</sub>   | -0.5 | V <sub>CC</sub> +0.5 | V    |
| Junction Temperature           | T <sub>J</sub>   |      | 150                  | °C   |
| Supply Voltage                 | V <sub>CC</sub>  | -0.5 | 7.0                  | V    |

## RECOMMENDED OPERATING CONDITIONS

| Parameter            | Symbol          | Min  | Max                   | Unit |
|----------------------|-----------------|------|-----------------------|------|
| Supply Voltage       | V <sub>CC</sub> | 4.5  | 5.5                   | V    |
| Input High Voltage   | V <sub>IH</sub> | 2.2  | V <sub>CC</sub> + 0.3 | V    |
| Input Low Voltage    | V <sub>IL</sub> | -0.5 | +0.8                  | V    |
| Operating Temp (Mil) | T <sub>A</sub>  | -55  | +125                  | °C   |

## TRUTH TABLE

| $\overline{CS}$ | $\overline{OE}$ | $\overline{WE}$ | Mode        | Data I/O | Power   |
|-----------------|-----------------|-----------------|-------------|----------|---------|
| H               | X               | X               | Standby     | High Z   | Standby |
| L               | L               | H               | Read        | Data Out | Active  |
| L               | H               | H               | Out Disable | High Z   | Active  |
| L               | X               | L               | Write       | Data In  | Active  |

## CAPACITANCE

(T<sub>A</sub> = +25°C)

| Parameter                                    | Symbol           | Conditions                          | Max | Unit |
|----------------------------------------------|------------------|-------------------------------------|-----|------|
| $\overline{OE}$ capacitance                  | C <sub>OE</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 50  | pF   |
| $\overline{WE}$ 1-4 capacitance<br>HIP (PGA) | C <sub>WE</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 20  | pF   |
| CQFP G4                                      |                  |                                     | 50  |      |
| CQFP G2                                      |                  |                                     | 20  |      |
| $\overline{CS}$ 1-4 capacitance              | C <sub>CS</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 20  | pF   |
| Data I/O capacitance                         | C <sub>I/O</sub> | V <sub>I/O</sub> = 0 V, f = 1.0 MHz | 20  | pF   |
| Address input capacitance                    | C <sub>AD</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 50  | pF   |

This parameter is guaranteed by design but not tested.

## LOW CAPACITANCE CQFP

(T<sub>A</sub> = +25°C)

| Parameter                       | Symbol           | Conditions                          | Max | Unit |
|---------------------------------|------------------|-------------------------------------|-----|------|
| $\overline{OE}$ capacitance     | C <sub>OE</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 32  | pF   |
| CQFP G4 capacitance             | C <sub>WE</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 32  | pF   |
| $\overline{CS}$ 1-4 capacitance | C <sub>CS</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 15  | pF   |
| Data I/O capacitance            | C <sub>I/O</sub> | V <sub>I/O</sub> = 0 V, f = 1.0 MHz | 15  | pF   |
| Address input capacitance       | C <sub>AD</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 32  | pF   |

This parameter is guaranteed by design but not tested.

## DC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

| Parameter                          | Symbol               | Conditions                                                                                                        | Units |     |
|------------------------------------|----------------------|-------------------------------------------------------------------------------------------------------------------|-------|-----|
|                                    |                      |                                                                                                                   | Min   | Max |
| Input Leakage Current              | I <sub>LI</sub>      | V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>                                                   |       | 10  |
| Output Leakage Current             | I <sub>LO</sub>      | $\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub> |       | 10  |
| Operating Supply Current x 32 Mode | I <sub>CC x 32</sub> | $\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5           |       | 200 |
| Standby Current                    | I <sub>SB</sub>      | $\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5           |       | 4.0 |
| Output Low Voltage                 | V <sub>OL</sub>      | I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 4.5                                                                    |       | 0.4 |
| Output High Voltage                | V <sub>OH</sub>      | I <sub>OH</sub> = -1.0mA, V <sub>CC</sub> = 4.5                                                                   | 2.4   |     |

NOTE: DC test conditions: V<sub>IH</sub> = V<sub>CC</sub> - 0.3V, V<sub>IL</sub> = 0.3V

## DATA RETENTION CHARACTERISTICS

(T<sub>A</sub> = -55°C to +125°C)

| Parameter                     | Symbol             | Conditions                               | Units |     |     |
|-------------------------------|--------------------|------------------------------------------|-------|-----|-----|
|                               |                    |                                          | Min   | Typ | Max |
| Data Retention Supply Voltage | V <sub>DR</sub>    | $\overline{CS}$ ≥ V <sub>CC</sub> - 0.2V | 2.0   |     | 5.5 |
| Data Retention Current        | I <sub>CCDR1</sub> | V <sub>CC</sub> = 3V                     |       | 0.4 | 1.6 |

**AC CHARACTERISTICS**(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)


| Parameter<br>Read Cycle            | Symbol             | -70 |     | -85 |     | -100 |     | -120 |     | Units |
|------------------------------------|--------------------|-----|-----|-----|-----|------|-----|------|-----|-------|
|                                    |                    | Min | Max | Min | Max | Min  | Max | Min  | Max |       |
| Read Cycle Time                    | t <sub>RC</sub>    | 70  |     | 85  |     | 100  |     | 120  |     | nS    |
| Address Access Time                | t <sub>AA</sub>    |     | 70  |     | 85  |      | 100 |      | 120 | nS    |
| Output Hold from Address Change    | t <sub>OH</sub>    | 5   |     | 5   |     | 5    |     | 5    |     | nS    |
| Chip Select Access Time            | t <sub>ACS</sub>   |     | 70  |     | 85  |      | 100 |      | 120 | nS    |
| Output Enable to Output Valid      | t <sub>OE</sub>    |     | 35  |     | 40  |      | 50  |      | 60  | nS    |
| Chip Select to Output in Low Z     | t <sub>CLZ</sub> ' | 10  |     | 10  |     | 10   |     | 10   |     | nS    |
| Output Enable to Output in Low Z   | t <sub>OLZ</sub> ' | 5   |     | 5   |     | 5    |     | 5    |     | nS    |
| Chip Disable to Output in High Z   | t <sub>CHZ</sub> ' |     | 25  |     | 25  |      | 35  |      | 35  | nS    |
| Output Disable to Output in High Z | t <sub>OHZ</sub> ' |     | 25  |     | 25  |      | 35  |      | 35  | nS    |

1. This parameter is guaranteed by design but not tested.

**AC CHARACTERISTICS**(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

| Parameter<br>Write Cycle         | Symbol             | -70 |     | -85 |     | -100 |     | -120 |     | Units |
|----------------------------------|--------------------|-----|-----|-----|-----|------|-----|------|-----|-------|
|                                  |                    | Min | Max | Min | Max | Min  | Max | Min  | Max |       |
| Write Cycle Time                 | t <sub>WC</sub>    | 70  |     | 85  |     | 100  |     | 120  |     | nS    |
| Chip Select to End of Write      | t <sub>CW</sub>    | 60  |     | 75  |     | 80   |     | 100  |     | nS    |
| Address Valid to End of Write    | t <sub>AW</sub>    | 60  |     | 75  |     | 80   |     | 100  |     | nS    |
| Data Valid to End of Write       | t <sub>DW</sub>    | 30  |     | 30  |     | 40   |     | 40   |     | nS    |
| Write Pulse Width                | t <sub>WP</sub>    | 50  |     | 50  |     | 60   |     | 60   |     | nS    |
| Address Setup Time               | t <sub>AS</sub>    | 0   |     | 0   |     | 0    |     | 0    |     | nS    |
| Address Hold Time                | t <sub>AH</sub>    | 5   |     | 5   |     | 5    |     | 5    |     | nS    |
| Output Active from End of Write  | t <sub>OW</sub> '  | 5   |     | 5   |     | 5    |     | 5    |     | nS    |
| Write Enable to Output in High Z | t <sub>WHZ</sub> ' |     | 25  |     | 25  |      | 35  |      | 35  | nS    |
| Data Hold from Write Time        | t <sub>DH</sub>    | 0   |     | 0   |     | 0    |     | 0    |     | nS    |

1. This parameter is guaranteed by design but not tested.

**FIG. 4**  
**AC TEST CIRCUIT****AC TEST CONDITIONS**


| Parameter                        | Typ                                        | Unit |
|----------------------------------|--------------------------------------------|------|
| Input Pulse Levels               | V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0 | V    |
| Input Rise and Fall              | 5                                          | nS   |
| Input and Output Reference Level | 1.5                                        | V    |
| Output Timing Reference Level    | 1.5                                        | V    |

**NOTES:**


V<sub>Z</sub> is programmable from -2V to +7V.  
I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.  
Tester Impedance Z<sub>0</sub> = 75 Ω.  
V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.  
I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.  
ATE tester includes jig capacitance.




**FIG. 5**  
**TIMING WAVEFORM - READ CYCLE**




**FIG. 6**  
**WRITE CYCLE -  $\overline{WE}$  CONTROLLED**




**FIG. 7**  
**WRITE CYCLE -  $\overline{CS}$  CONTROLLED**



**PACKAGE 402: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H2)**

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES


**PACKAGE 500: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2)**

The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.


ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



**WS512K32-XXX**



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



**ORDERING INFORMATION****W S 512K 32 X - XXX X X****DEVICE GRADE:**

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to 85°C

C = Commercial 0°C to +70°C

**PACKAGE TYPE:**

H2 = Ceramic Hex-In-line Package, HIP (Package 402)

G2 = 22mm Ceramic Quad Flat Pack, CQFP (Package 500)

G4 = 40mm Ceramic Quad Flat Pack, CQFP (Package 501)  
for Low Capacitance version

G4T = 40mm Low Profile CQFP (Package 502)

**ACCESS TIME IN nS****IMPROVEMENT MARK:**

N = No Connect at pin 21 and 39 in HIP for Upgrades

F = Low Capacitance CQFP

**ORGANIZATION, 512Kx32**

User configurable as 1Mx16 or 2Mx8

**SRAM****WHITE MICROELECTRONICS**



| DEVICE TYPE           | SPEED | PACKAGE                       | SMD NO.          |
|-----------------------|-------|-------------------------------|------------------|
| 512K x 32 SRAM Module | 120nS | 66 pin HIP (H2)               | 5962-94611 01HXX |
| 512K x 32 SRAM Module | 100nS | 66 pin HIP (H2)               | 5962-94611 02HXX |
| 512K x 32 SRAM Module | 85nS  | 66 pin HIP (H2)               | 5962-94611 03HXX |
| 512K x 32 SRAM Module | 70nS  | 66 pin HIP (H2)               | 5962-94611 04HXX |
| 512K x 32 SRAM Module | 120nS | 68 pin CQFP Low Profile (G4T) | 5962-94611 01HZX |
| 512K x 32 SRAM Module | 100nS | 68 pin CQFP Low Profile (G4T) | 5962-94611 02HZX |
| 512K x 32 SRAM Module | 85nS  | 68 pin CQFP Low Profile (G4T) | 5962-94611 03HZX |
| 512K x 32 SRAM Module | 70nS  | 68 pin CQFP Low Profile (G4T) | 5962-94611 04HZX |
| 512K x 32 SRAM Module | 120nS | 68 pin CQFP/J (G2)            | 5962-94611 01HMX |
| 512K x 32 SRAM Module | 100nS | 68 pin CQFP/J (G2)            | 5962-94611 02HMX |
| 512K x 32 SRAM Module | 85nS  | 68 pin CQFP/J (G2)            | 5962-94611 03HMX |
| 512K x 32 SRAM Module | 70nS  | 68 pin CQFP/J (G2)            | 5962-94611 04HMX |
| 512K x 32 SRAM Module | 120nS | 68 pin CQFP Low Capacitance   | 5962-95624 01HNX |
| 512K x 32 SRAM Module | 100nS | 68 pin CQFP Low Capacitance   | 5962-95624 02HNX |
| 512K x 32 SRAM Module | 85nS  | 68 pin CQFP Low Capacitance   | 5962-95624 03HNX |
| 512K x 32 SRAM Module | 70nS  | 68 pin CQFP Low Capacitance   | 5962-95624 04HNX |