

---

## Features

- ARM7TDMI™ ARM® Thumb™ Processor Core
- One 16-bit Fixed-point OakDSPCore®
- Dual Ethernet 10/100 Mbps MAC Interface with Voice Priority
- Multi-layer AMBA™ Architecture
- 256 x 32-bit Boot ROM
- 88K bytes of Integrated Fast RAM
- Flexible External Bus Interface with Programmable Chip Selects
- Codec Interface
- Multi-level Priority, Individually-maskable, Vectored Interrupt Controller
- Three 16-bit Timer/Counters
- Additional Watchdog Timer
- Two USARTs with FIFO and Modem Control Lines
- Industry-standard Serial Peripheral Interface (SPI)
- Up to 24 General-purpose I/O Pins
- On-chip SDRAM Controller for Embedded ARM7TDMI and OakDSPCore
- JTAG Debug Interface
- Software Development Tools Available for ARM7TDMI and OakDSPCore
- Supported by a Wide Range of Ready-to-use Application Software, including Multi-tasking Operating System, Networking and Voice-processing Functions
- Available in a 208-lead PQFP Package

## Description

The AT75C220, Atmel's latest device in the family of smart internet appliance processors (SIAP), is a high-performance processor designed for professional internet appliance applications such as the Ethernet IP phone. The AT75C220 is built around an ARM7TDMI microcontroller core running at 40 MIPS with an OakDSPCore co-processor running at 60 MIPS and a dual Ethernet 10/100 Mbps MAC interface.

In a typical standalone IP phone, the DSP handles the voice processing functions (voice compression, acoustic echo cancellation, etc.) while the dual-port Ethernet 10/100 Mbps MAC interface establishes the connection to the Ethernet physical layer (PHY) that links the network and the PC. In such an application, the power of the ARM7TDMI allows it to run a VoIP protocol stack as well as all the system control tasks.

Atmel provides the AT75C220 with three levels of software modules:

- a special port of the Linux kernel as the proposed operating system
- a comprehensive set of tunable DSP algorithms for voice processing, tailored to be run by the DSP subsystem
- a broad range of application-level software modules such as H323 telephony or POP-3/SMTP E-mail services



---

## Smart Internet Appliance Processor (SIAP™)

---


## AT75C220 – CPU Peripherals





# AT75C220 Pin Configuration

Figure 1. AT75C220 Pinout in 208-lead PQFP Package



## Pin Description

**Table 1.** AT75C220 Pin Description List

Block	Pin Name	Function	Type
Common Bus	A[21:0]	Address Bus	Output
	D[15:0]	Data Bus	Input/Output
	NREQ	Bus Request	Input
	NGNT	Bus Grant	Output
Synchronous Dynamic Memory Controller	DCLK	SDRAM Clock	Output
	DQM[1:0]	SDRAM Byte Masks	Output
	CS0	SDRAM Chip Select 0	Output
	CS1	SDRAM Chip Select 1	Output
	RAS	Row Address Strokes	Output
	CAS	Column Address Strokes	Output
	WE	SDRAM Write Enable	Output
Static Memory Controller	NCE0, NCE3	Chip Selects	Output
	NWE[1:0]	Byte Select/Write Enable	Output
	NSOE	Output Enable	Output
	NWR	Memory Block Write Enable	Output
	NWAIT	Enable Wait States	Input
I/O Port A	PA[12:0]	General-purpose I/O lines. Multiplexed with peripheral I/Os.	Input/Output
	PA[19]	General-purpose I/O line. Multiplexed with peripheral I/Os.	Input/Output
I/O Port B	PB[9:0]	General-purpose I/O lines. Multiplexed with peripheral I/Os.	Input/Output
DSP Subsystem	OAKAIN[1:0]	OakDSPCore User Input	Input
	OAKAOUT[1:0]	OakDSPCore User Output	Output
Timer/Counter 0	TCLK0	Timer 0 External Clock	Input
	TIOA0	Timer 0 Signal A	Input/Output
	TIOB0	Timer 0 Signal B	Input/Output
Timer/Counter 1	TCLK1	Timer 1 External Clock	Input
	TIOA1	Timer 1 Signal A	Input/Output
	TIOB1	Timer 1 Signal B	Input/Output
Watchdog	NWDOVF	Watchdog Overflow	Output



**Table 1.** AT75C220 Pin Description List (Continued)

Block	Pin Name	Function	Type
Serial Peripheral Interface	MISO	Master In/Slave Out	Input/Output
	MOSI	Master Out/Slave In	Input/Output
	SPCK	Serial Clock	Input/Output
	NPCSS	Chip Select/Slave Select	Input/Output
	NPCS1	Optional SPI Chip Select 1	Output
USART A	RXDA	Receive Data	Input
	TXDA	Transmit Data	Output
	NRTSA	Ready to Send	Output
	NCTSA	Clear to Send	Input
	NDTRA	Data Terminal Ready	Output
	NDSRA/BOOTN	Data Set Ready	Input
	NDCDA	Data Carrier Detect	Input
USART B	RXDB	Receive Data	Input
	TXDB	Transmit Data	Output
JTAG Interface	NTRST	Test Reset	Input
	TCK	Test Clock	Input
	TMS	Test Mode Select	Input
	TDI	Test Data Input	Input
	TDO	Test Data Output	Output
Codec Interface	SCLKA	Serial Clock	Input/Output
	FSA	Frame Pulse	Input/Output
	STXA	Transmit Data to Codec	Input
	SRXA	Receive Data to Codec	Output
MAC A Interface	MA_COL	MAC A Collision Detect	Input
	MA_CRS	MAC A Carrier Sense	Input
	MA_TXER	MAC A Transmit Error	Output
	MA_TXD[3:0]	MAC A Transmit Data Bus	Output
	MA_TXEN	MAC A Transmit Enable	Output
	MA_TXCLK	MAC A Transmit Clock	Input
	MA_RXD[3:0]	MAC A Receive Data Bus	Input
	MA_RXER	MAC A Receive Error	Input
	MA_RXCLK	MAC A Receive Clock	Input
	MA_RXDV	MAC A Receive Data Valid	Output
	MA_MDC	MAC A Management Data Clock	Output
	MA_MDIO	MAC A Management Data Bus	Input/Output
	MA_LINK	MAC A Link Interrupt	Input

**Table 1.** AT75C220 Pin Description List (Continued)

Block	Pin Name	Function	Type
MAC B Interface	MB_COL	MAC B Collision Detect	Input
	MB_CRS	MAC B Carrier Sense	Input
	MB_TXER	MAC B Transmit Error	Output
	MB_TXD[3:0]	MAC B Transmit Data Bus	Output
	MB_TXEN	MAC B Transmit Enable	Output
	MB_TXCLK	MAC B Transmit Clock	Input
	MB_RXD[3:0]	MAC B Receive Data Bus	Input
	MB_RXER	MAC B Receive Error	Input
	MB_RXCLK	MAC B Receive Clock	Input
	MB_RXDV	MAC B Receive Data Valid	Output
	MB_MDC	MAC B Management Data Clock	Output
	MB_MDIO	MAC B Management Data Bus	Input/Output
	MB_LINK	MAC B Link Interrupt	Input
Miscellaneous	RESET	Power on Reset	Input
	FIQ/LOWP	Fast Interrupt/Low Power	Input
	IRQ0	External Interrupt Requests	Input
	XREF240	External 240 MHz PLL Reference	Input
	XTALIN	External Crystal Input	Input
	XTALOUT	External Crystal Output	Output
	TST	Test Mode	Input
	B0256	Package Size Option (1 = 256 pins)	Input
	DBW32	External Data Bus Width for CS0 (1 = 32 bits)	Input

Figure 2. AT75C220 Block Diagram




Figure 3. DSP Subsystem Block Diagram





Figure 4. Application Example – Standalone Ethernet Telephone



## Architectural Overview

The AT75C220 integrates an embedded ARM7TDMI processor. External SDRAM and SRAM/Flash interfaces are provided so that processor code and data may be stored off-chip.

The AT75C220 architecture consists of two main buses, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB).

The ASB is designed for maximum performance. It interfaces the processor with the on-chip DSP subsystem and the external memories and devices by the means of the external bus interface (EBI).

The APB is designed for access to on-chip peripherals and is optimized for low power consumption. The AMBA bridge provides an interface between the ASB and APB.

The AT75C220 uses a multi-layer AMBA bus:

- It integrates two independent AMBA ASB buses. The two buses are connected by a bridge that is not visible to the other devices on the bus.
- The primary bus (ARM bus) is the main processor bus to which most peripherals are connected.
- The secondary bus (MAC bus) is used exclusively for Ethernet traffic.

The ARM7TDMI, USART DMA and ASB-ASB bridge devices are masters on the ARM ASB bus, the MAC DMA and ASB-ASB Bridge are masters on the MAC ASB bus and the Flash/SRAM and SDRAM interfaces are ASB slaves. For more details on bus arbitration, see “Arbitration Using Multi-layer AMBA” on page 31.

All the peripherals are accessed by means of the APB bus.

An on-chip peripheral data controller (PDC) transfers data between the on-chip USARTs and the memories without processor intervention. Most importantly, the PDC removes the processor input-handling overhead and significantly reduces the number of clocks required for data transfer. It can transfer up to 64K contiguous bytes without reprogramming the starting address. As a result, the performance of the microcontroller is increased and power consumption reduced.

The AT75C220 peripherals are designed to be programmed with a minimum number of instructions. Each

peripheral has 16K bytes of address space allocated in the upper part of the address space. The peripheral register set is composed of control, mode, data, status and interrupt registers.

To maximize the efficiency of bit manipulation, frequently-written registers are mapped into three memory locations. The first address is used to set the individual register bits, the second resets the bit and the third address reads the value stored in the register. A bit can be set or reset by writing a one to the corresponding position at the appropriate address. Writing a zero has no effect. Individual bits can thus be modified without having to use costly read-modify-write and complex bit-manipulation instructions and without having to store-disable-restore the interrupt state.

All of the external signals of the on-chip peripherals are under the control of the parallel I/O controllers. The PIO controllers can be programmed to insert an input filter on each pin or generate an interrupt on a signal change. After reset, the user must carefully program the PIO controllers in order to define which peripherals are connected with off-chip logic.

The ARM7TDMI processor operates in little-endian mode in the AT75C220. The processor's internal architecture and the ARM and Thumb instruction sets are described in the ARM7TDMI datasheet, literature number 0673. The memory map and the on-chip peripherals are described in this datasheet.

## Peripheral Data Controller

The AT75C220 has a four-channel peripheral data controller (PDC) dedicated to the two on-chip USARTs. One PDC channel is connected to the receiving channel and one to the transmitting channel of each USART.

The user interface of a PDC channel is integrated in the memory space of each USART channel. It contains a 32-bit address pointer register and a 16-bit count register. When the programmed number of bytes is transferred, an end-of-transfer interrupt is generated by the corresponding USART. For more details on PDC operation and programming, see the section describing the USART on page 74 .



## Memory Map

The memory map is divided into regions of 256 megabytes. The top memory region (0xF000\_0000) is reserved and subdivided for internal memory blocks or peripherals within the AT75C220. The device can define up to six other active external memory regions by means of the static memory controller and SDRAM memory controller. See Table 2.

The memory map is divided between the two ASB buses. All regions except the 16 megabytes between 0xFB00\_0000 and 0xFBFF\_FFFF are located on the ARM ASB bus. Accesses to locations between 0xFB00\_0000 and 0xFBFF\_FFFF are routed to the MAC ASB bus.

The memory map assumes default values on reset. External memory regions can be reprogrammed to other base

addresses. For details, see “SMC: Static Memory Controller” on page 16 and “SDMC: SDRAM Controller” on page 24. Note that the internal memory regions have fixed locations that cannot be reprogrammed.

There are no hardware locks to prevent incorrect programming of the regions. Programming two or more regions to have the same base address results in undefined behavior.

The ARM reset vector with address 0x00000000 is mapped to internal ROM or external memory depending on the signal pin NDSRA/BOOTN. After booting, the ROM region can be disabled and some external memory such as SDRAM or Flash can be mapped to the bottom of the memory map by programming SMC\_CS0 or DMC\_MR0.

**Table 2.** AT75C220 Memory Map

Default Base Address	Region Type	Normal Mode	Boot Mode
0xFF000000	Internal	APB Bridge	
0xFE000000	Internal	Reserved	
0xFD000000	Internal	Oak A Program RAM (24K x 16 bits)	
0xFC000000		Frame Buffer (16K x 16 bits)	
0xFB000000	Internal	Reserved (MAC ASB Bus)	
0xFA000000	Internal	Oak A DPMB (256 x 16 bits)	
0xF9000000	Internal	Boot ROM (1 KB)	
0x50000000	External	SDMC_CS1	
0x40000000	External	SDMC_CS0	
0x30000000	External	SMC_CS3	
0x20000000	External	SMC_CS2	
0x10000000	External	SMC_CS1	
0x00000000	External/Internal	SMC_CS0	Boot ROM 0x000003FF 0x00000000

## Peripheral Memory Map

The register maps for each peripheral are described in the corresponding section of this datasheet. The peripheral memory map has 16K bytes reserved for each peripheral.

**Table 3.** AT75C220 Peripheral Memory Map

Base Address (Normal Mode)	Peripheral	Description
0xFF000000	MODE	AT75C220 Mode Controller
0xFF004000	SMC	Static Memory Controller
0xFF008000	SDMC	SDRAM Controller
0xFF00C000	PIOA	Programmable I/O
0xFF010000	PIO B	Keypad PIO
0xFF014000	TC	Timer/Counter Channels
0xFF018000	USARTA	USART
0xFF01C000	USARTB	USART
0xFF020000	SPI	Serial Peripheral Interface
0xFF024000	Reserved	
0xFF028000	WDT	Watchdog Timer
0xFF030000	AIC	Interrupt Controller
0xFF034000	MACA	MAC Ethernet
0xFF038000	MACB	MAC Ethernet
0xFFFFF000	AIC (alias)	Interrupt Controller

## Initialization

Reset initializes the user interface registers to their default states as defined in the peripheral sections of this datasheet and forces the ARM7TDMI to perform the next instruction fetch from address zero. Except for the program counter, the ARM core registers do not have defined reset states. When reset is active, the inputs of the AT75C220 must be held at valid logic levels.

There are three ways in which the AT75C220 can enter reset:

1. Hardware reset. Caused by asserting the RESET pin, e.g., at power-up.
2. Watchdog timer reset. The WD timer can be programmed so that if timed out, a pulse is generated that forces a chip reset.
3. Software reset. There are two software resets which are asserted by writing to bits [11:10] of the SIAP mode register. SIAP\_MD[11] forces a software reset with RM set low and SIAP\_MD[10] forces a reset with RM set high.

## Reset Pin

The reset pin should be asserted for a minimum of 10 clock cycles. However, if external DRAM is fitted, then reset should be applied for the time interval specified by the SDRAM datasheet, typically 200  $\mu$ s. The OakDSPCores are only released from reset by the ARM program control.

When reset is released, the pin NDSRA/BOOTN is sampled to determine if the ARM should boot from internal ROM or from external memory connected to NCS0. The details of this boot operation are described in the section "Boot Mode" on page 11.

## Processor Synchronization

The ARM and the OakDSPCore processors have their own PLLs and at power-on each processor has its own indeterminate lock period. To guarantee proper synchronization of inter-processor communication through the mailboxes, a specific reset sequence should be followed.

Once the ARM core is out of reset, it should set and clear the reset line of the OakDSPCore three times. This guarantees message synchronization between the ARM and the OakDSPCore.

## Clocking

The AT75C220 mode register controls clock generation.

### Oscillator and PLL

The AT75C220 uses an external 16 MHz crystal (XCLK) and an on-chip PLL to generate the internal clocks. The PLL generates a 240 MHz clock that is divided down to produce the ARM clock and Oak clock.


### ARM System Clock

The ARM subsystem runs at 40 MHz.

**Table 4.** Clock Source and Frequency

Source	Frequency	Comment
Crystal	16 MHz	External crystal
PLL Output	240 MHz	Crystal multiplied by 15
ARM Clock	40 MHz	PLL divided by 6
Oak Clock	60 MHz	PLL divided by 4

**Figure 5.** AT75C220 Clocking



## Boot Mode

The AT75C220 has an integrated 1-Kbyte ROM to support the boot software. When the device is released from reset, the ARM starts fetching from address 0x00000000. If the RM flag in the SIAP-E mode register (SIAP\_MD on page 12) is low, the internal boot ROM is mapped to the bottom 1K byte of the memory map. If RM is high, the bottom 16M bytes of memory address will default to external memory region 0.

If NDSRA/BOOTN is asserted on reset, the internal boot ROM program is executed. The boot program reads data from USART A and writes it to the Oak Program RAM (in the ARM memory map whereas the Oak is in reset). The downloaded software can then configure the various con-

### Oak System Clock

The Oak subsystem runs at 60MHz.

### Other Clocks

The codec interfaces run from 800 kHz that is separate from the Oak clock.

The USARTs and timers operate from divided ARM clocks.

rol registers in the AT75C220 and its peripherals so as to perform external memory accesses. This allows the Flash to be written.

The boot ROM code:

- sets CTS active
- waits for approximately three seconds for the start of a Flash download sequence from the USART.

If the special header is not received, the AT75C220 boots normally, i.e., from external memory at 0x00000000.

If the special header is received, the boot ROM enters the code download process.



## AT75C220 Mode Controller

The ARM configures the mode of the AT75C220 by means of the SIAP-E mode controller.

The SIAP-E mode controller is a memory-mapped peripheral that sits on the APB bus.

### Register Map

**Base Address:** 0xFF000000

**Table 5.** AT75C220 Register Map

Register Address	Register Name	Description	Access	Reset Value
0x0	SIAP_MD	SIAP-E Mode Register	Read/write	0x00B0340
0x4	SIAP_ID	SIAP-E ID Register	Read-only	0x0000220 <sup>(1)</sup>
0x8	SIAP_RST	SIAP-E Reset Status Register	Read/write	0x0000001
0xC	SIAP_CLKF	SIAP-E Clock Status Register	Read-only	0x0000001

Note: 1. If the PKG flag is set, the reset value is 0x00010220 since the AT75C220 is bonded in large bond-out mode.

### SIAP-E Mode Register

**Register Name:** SIAP\_MD

**Access:** Read/write

**Reset Value:** 0x00B0342

31	30	29	28	27	26	25	24
–	–	JCIDBG		OUTDIV		INDIV	
23	22	21	20	19	18	17	16
ICP				IPOLTST			
15	14	13	12	11	10	9	8
–	CRA	–	DBA	SW2	SW1	LPCS	
7	6	5	4	3	2	1	0
SA	LP	–	–	IA	–	RA	RM

- **RM: Remap**

On reset being released this flag is set to the value of NDSRA/BOOTN. When RM is active low the Boot ROM is mapped to location 0x00000000. Subsequently, this flag can be set high by software so that the ROM mapping is disabled and another memory controller region (e.g. FLASH) is mapped to location 0x00000000.

- **RA: OAKA Reset**

This flag resets to active low so that the OAKA is held in reset. The OAKA is released from reset by asserting this flag high.

- **IA: Inhibit OAKA Clock**

This flag resets to active low so that the OAKA clock is enabled. The OAKA clock is inhibited by asserting this flag high.

- **LP: Low Power Mode**

On reset this field is high. When written high the PLL is disabled and the ARM and OAK cores and logic are clocked at the low power clock frequency. Note, in this mode the ARM and OAK are clocked at the same frequency determined by the LPCS field. When LP is written low the PLL is enabled and once it has locked the clock is switched over to the normal operating frequency.

- **SA: Slow ARM Mode**

On reset this field is low. In normal operating mode, if bit SA is set. The ARM clock is 34Mhz (i.e. the PLL value is divided by 7). IF SA is not set the ARM clock is 40MHz (i..e the PLL divisor is 6). SA can be switched during low power mode but should not be changed when LP is low.

- **LPCS: Low Power Clock Select**

This field is used to select a slower clock frequency for the ARM system clock as per the table below.

LPCS		Oscillator Clock Divisor	ARM and Oak System Clock
0	0	1	8 MHz
0	1	16	1 MHz
1	0	64	250 kHz
1	1	512	32 kHz

- **SW1: Software Reset 1**

Writing a 1 to this bit forces the SIAP into reset with RM set to 0.

- **SW2: Software Reset 2**

Writing a 1 to this bit forces the SIAP into reset with RM set to 1.

- **DBA: OAKA Debug Mode**

This flag resets low. To enter OAKA debug mode (specific pins are multiplexed out on functional pins), this bit should be set.

- **CRA: CODECA Reset**

This flag resets to active low so that the CODECA is held in reset. The CODECA is released from reset by asserting this flag high.

- **IPOLTST: PLL Bias Adjustment**

This can be used to tune the PLL if the bias current is not correct after manufacture.

$$\text{Bias Factor} = (15 - \text{IPOLTST})/4$$

- **ICP: PLL Charge Pump Current**

This can be used to tune the PLL if it does not function with the default current of 2.5  $\mu\text{A}$ .

$$I = (\text{ICP} + 1) \times 2.5\mu\text{A}$$

- **INDIV**

Input frequency range of PLL.

INDIV		PLL Input Frequency Range
0	0	5 kHz to 40 MHz
0	1	40 MHz to 80 MHz
1	0	80 MHz to 160 MHz
1	1	160 MHz to 250 MHz

- **OUTDIV**

Output frequency range of PLL.

OUTDIV		PLL Output Frequency Range
0	0	40 MHz to 250 MHz
0	1	20 MHz to 40 MHz
1	0	10 MHz to 20 MHz
1	1	5 MHz to 10 MHz

- **JCIDBG**

This field controls the mode of the JCI. The Oak subsystem has its own JTAG port. This port is used to communicate serially with the Oak OCEM module.

### SIAP-E ID Register

**Register Name:** SIAP\_ID

**Access:** Read-only

**Reset Value:** 0x00000220 in small bond-out mode  
0x0001220 in large bond-out mode

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	PKG
15	14	13	12	11	10	9	8
IDENT							
7	6	5	4	3	2	1	0
IDENT							

- **IDENT: Identifier**

This field indicates the device identifier 0x0220.

- **PKG: Package**

This bit reflects the state of the data bus width signal DBW and indicates the SIAP package size.

## SIAP-E Reset Status Register

**Register Name:** SIAP\_RST

**Access:** Read/write

**Reset Value:** 0x00000001

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	RST	RST	RST

- RST[2:0]: Reset**

These bits indicate the cause of the last reset.

RST			Reset Event
0	0	1	Hardware
0	1	0	Watchdog Timer
1	0	0	Software

## SIAP-E Clock Status Register

**Register Name:** SIAP\_CLKF

**Access:** Read-only

**Reset Value:** 0x00000001

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	CLK

- CLK: Clock Status**

This bit indicates which clock is in use by the system. When set, the low power clock is in use. When cleared, the PLL is locked and the high power clock is in use. This can be used by software to determine when the power mode has changed after the LP bit has been written.

## External Bus Interface

The external bus interface (EBI) generates the signals which control access to external memories or peripheral devices.

### SMC: Static Memory Controller

The static memory controller (SMC) is used by the AT75C220 to access external static memory devices. Static memory devices include external Flash, SRAM or peripherals.

The SMC provides a glueless memory interface to external memory using the common address and data bus and some dedicated control signals. The SMC is highly programmable and has up to 24 bits of address bus, a 32- or 16-bit data bus and up to four chip select lines. The SMC supports different access protocols allowing single clock-cycle accesses. The SMC is programmed as an internal peripheral that has a standard APB bus interface and a set of memory-mapped registers. The SMC shares the external address and data buses with the DMC and any external bus master.

### External Memory Mapping

The memory map associates the internal 32-bit address space with the external 24-bit address bus. The memory map is defined by programming the base address and page size of the external memories. Note that A[2:23] is only significant for 32-bit memory and A[1:23] for 16-bit memory.

If the physical memory-mapped device is smaller than the programmed page size, it wraps around and appears to be repeated within the page. The SMC correctly handles any valid access to the memory device within the page.

In the event of an access request to an address outside any programmed page, an abort signal is generated by the internal decoder. Two types of abort are possible: instruction prefetch abort and data abort. The corresponding exception vector addresses are 0x0000000C and 0x00000010. It is up to the system programmer to program the exception handling routine used in case of an abort.

If the AT75C220 is in internal boot mode, any chip select configured with a base address of zero will be disabled as the internal ROM is mapped to address zero.

**Table 6.** Signal Interface

FPDRAM	Description	Type	Notes
A[23:0]	Address bus	Output	
D[31:0]	Data bus	I/O	D[15:0] used when data bus width is 16
NCE[3:0]	Active low chip enables	Output	NCE[3] can be configured for LCD interface mode
NWE[3:0]	Active low byte select/write strobe signals	Output	
NWR	Active low write strobe signals	Output	
NSOE	Active low read enable signal	Output	
NWAIT	Active low wait signal	Input	

### Data Bus Width

A data bus width of 32 or 16 bits can be selected for each chip select. This option is controlled by the DBW field in the Chip Select Register (SMC\_CSR) of the corresponding chip select.

The AT75C220 always boots up with a data bus width of 16 bits set in SMC\_CSR0.

### Byte-write or Byte-select Mode

Each chip select with a 32-/16-bit data bus operates with one or two different types of write mode:

1. Byte-write mode supports four (32-bit bus) or two (16-bit bus) byte writes and a single read signal.
2. Byte-select mode selects the appropriate byte(s) using four (32-bit bus) or two (16-bit bus) byte-select lines and separate read and write signals.

This option is controlled by the BAT field in SMC\_CSR for the corresponding chip select.

Byte-write access can be used to connect four 8-bit devices as a 32-bit memory page or two 8-bit devices as a 16-bit memory page.



For a 32-bit bus:

- The signal NWE0 is used as the write enable signal for byte 0.
- The signal NWE1 is used as the write enable signal for byte 1.
- The signal NWE2 is used as the write enable signal for byte 2.
- The signal NWE3 is used as the write enable signal for byte 3.
- The signal NSOE enables memory reads to all memory blocks.

For a 16-bit bus:

- The signal NWE0 is used as the write enable signal for byte 0.
- The signal NWE1 is used as the write enable signal for byte 1.
- The signal NSOE enables memory reads to all memory blocks.

Byte-select mode can be used to connect one 32-bit device or two 16-bit devices in a 32-bit memory page or one 16-bit device in a 16-bit memory page.

For a 32-bit bus:

- The signal NWE0 is used to select byte 0 for read and write operations.
- The signal NWE1 is used to select byte 1 for read and write operations.
- The signal NWE2 is used to select byte 2 for read and write operations.
- The signal NWE3 is used to select byte 3 for read and write operations.
- The signal NWR is used as the write enable signal for the memory block.
- The signal NSOE enables memory reads to the memory block.

For a 16-bit bus:

- The signal NWE0 is used to select byte 0 for read and write operations.
- The signal NWE1 is used to select byte 1 for read and write operations.
- The signal NWR is used as the write enable signal for the memory block.
- The signal NSOE enables memory reads to the memory block.

During boot, the number of external devices (number of active chip selects) and their configurations must be programmed as required. The chip select addresses that are programmed take effect immediately. Wait states also take effect immediately when they are programmed to optimize boot program execution.

### **Read Protocols**

The SMC provides two alternative protocols for external memory read access: standard and early read. The difference between the two protocols lies in the timing of the NSOE (read cycle) waveform.

The protocol is selected by the DRP field in the Memory Control Register (SMC\_MCR) and is valid for all memory devices. Standard read protocol is the default protocol after reset.

- **Standard Read Protocol**

Standard read protocol implements a read cycle in which NSOE and the write strobes are similar. Both are active during the second half of the clock cycle. The first half of the clock cycle allows time to ensure completion of the previous access, as well as the output of address and NCE before the read cycle begins.

During a standard read protocol external memory access, NCE is set low and ADDR is valid at the beginning of the access, whereas NSOE goes low only in the second half of the master clock cycle to avoid bus conflict. The write strobes are the same in both protocols. The write strobes always go low in the second half of the master clock cycle.

- **Early Read Protocol**

Early read protocol provides more time for a read access from the memory by asserting NSOE at the beginning of the clock cycle. In the case of successive read cycles in the same memory, NSOE remains active continuously. Since a read cycle normally limits the speed of operation of the external memory system, early read protocol allows a faster clock frequency to be used. However, an extra wait state is required in some cases to avoid contention on the external bus.

In early read protocol, an early read wait state is automatically inserted when an external write cycle is followed by a read cycle to allow time for the write cycle to end before the subsequent read cycle begins. This wait state is generated in addition to any other programmed wait states (i.e., data float wait). No wait state is added when a read cycle is followed by a write cycle, between consecutive accesses of the same type or between external and internal memory accesses. Early read wait states affect the external bus only. They do not affect internal bus timing.

### **Write Protocol**

During a write cycle, the data becomes valid after the falling edge of the write strobe signal and remains valid after the rising edge of the write strobe. The external write strobe waveform on the appropriate write strobe pin is used to control the output data timing to guarantee this operation.

Thus, it is necessary to avoid excessive loading of the write strobe pins, which could delay the write signal too long and cause a contention with a subsequent read cycle in standard protocol. In early read protocol, the data can remain

valid longer than in standard read protocol due to the additional wait cycle that follows a write access.

### Wait States

The SMC can automatically insert wait states. The different types of wait states are:

- standard wait states
- data float wait states
- external wait states
- chip select change wait states
- early read wait states (see “Read Protocols” on page 17 for details)
- standard wait states

Each chip select can be programmed to insert one or more wait states during an access on the corresponding device. This is done by setting the WSE field in the corresponding SMC\_CSR. The number of cycles to insert is programmed in the NWS field in the same register. The correspondence between the number of standard wait states programmed and the number of cycles during which the write strobe pulse is held low is found in Table 7. For each additional wait state programmed, an additional cycle is added.

**Table 7.** Correspondence Wait States/Number of Cycles

Wait States	Cycles
0	1/2
1	1

- Data Float Wait State

Some memory devices are slow to release the external bus. For such devices it is necessary to add wait states (data float waits) after a read access before starting a write access or a read access to a different external memory.

The Data Float Output Time (TDF) for each external memory device is programmed in the TDF field of the

SMC\_CSR register for the corresponding chip select. The value (0 - 7 clock cycles) indicates the number of data float waits to be inserted and represents the time allowed for the data output to go high impedance after the memory is disabled.

The SMC keeps track of the programmed external data float time even when it makes internal accesses to ensure that the external memory system is not accessed while it is still busy.

Internal memory accesses and consecutive accesses to the same external memory do not have added data float wait states.

When data float wait states are being used, the SMC prevents the DMC or external master from accessing the external data bus.

- External Wait

The NWAIT input can be used to add wait states at any time NWAIT is active low and is detected on the rising edge of the clock. If NWAIT is low at the rising edge of the clock, the SMC adds a wait state and does not change the output signals.

- Chip Select Change Wait States

A chip select wait state is automatically inserted when consecutive accesses are made to two different external memories (if no wait states have already been inserted). If any wait states have already been inserted (e.g., data float wait), then none are added.

### LCD Interface Mode

NCE3 can be configured for use with an external LCD controller by setting the LCD bit in the SMC\_CSR3 register. Additionally, WSE must be set and NWS programmed with a value of one or more.

In LCD mode, NCE3 is shortened by one-half clock cycle at the leading and trailing edges, providing positive address setup and hold. For read cycles, the data is latched in the SMC as NCE3 is raised at the end of the access.

## SMC Register Map

The SMC is programmed using the registers listed in the Table 8. The memory control register (SMC\_MCR) is used to program the number of active chip selects and data read protocol. Four chip select registers (SMC\_CSR0 to SMC\_CSR3) are used to program the parameters for the

individual external memories. Each SMC\_CSR must be programmed with a different base address, even for unused chip selects. The AT75C220 resets such that SMC\_CSR0 is configured as having a 16-bit data bus.

**Table 8.** SMC Register Map

Offset	Register Name	Description	Access	Reset Value
0x00	SMC_CSR0	Chip Select Register	Read/write	0x0000203D
0x04	SMC_CSR1	Chip Select Register	Read/write	0x10000000
0x08	SMC_CSR2	Chip Select Register	Read/write	0x20000000
0x0C	SMC_CSR3	Chip Select Register	Read/write	0x30000000
0x10	–	Reserved	–	–
0x14	–	Reserved	–	–
0x18	–	Reserved	–	–
0x1C	–	Reserved	–	–
0x20	–	Reserved	–	–
0x24	SMC_MCR	Memory Control Register	Read/ write	0

## SMC Chip Select Register

**Register Name:** SMC\_CSR0..SMC\_CSR3

**Access:** Read/write

**Reset Value:**

31	30	29	28	27	26	25	24
BA							
23	22	21	20	19	18	17	16
BA				–	–	–	LCD
15	14	13	12	11	10	9	8
–	–	CSEN	BAT	TDF		PAGES	
7	6	5	4	3	2	1	0
PAGES	MWS	WSE	NWS			DBW	

- DBW: Data Bus Width**

DBW		Data Bus Width
0	0	Reserved
0	1	16-bit external bus
1	0	32-bit external bus
1	1	Reserved

- **NWS: Number of Wait States**

This field is valid only if WSE is set.

**Table 9.** NWS, WSE Values

NWS			WSE	Wait States
X	X	X	0	0
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

- **WSE: Wait State Enable**

- **MWS: Multiply Wait States**

See Table 9, where  $WS = (NWS + 1) \times 8 + 1$

- **PAGES: Page Size**

PAGES		Page Size	Base Address
0	0	1M byte	BA[31 - 20]
0	1	4M bytes	BA[31 - 22]
1	0	16M bytes	BA[31 - 24]
1	1	Reserved	–

- **TDF: Data Float Output Time**

TDF			Cycles after Transfer
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

- **BAT: Byte Access Mode**

0 = Byte Write Mode

1 = Byte Select Mode

- **CSEN: Chip Select Enable**

Active high.

- **LCD: LCD Mode Enable**

Active high. SMC\_CSR3 only.

- **BA: Base Address**

This field contains the high-order bits of the base address. If the page size is larger than 1M byte, then the unused bits of the base address are ignored by the SMC decoder.

## SMC Memory Control Register

Register Name: SMC\_MCR

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	DRP	-	-	-	-

- **DRP: Data Read Protocol**

0 = Standard Read Mode

1 = Early Read Mode

## Switching Waveforms

Figure 6 shows a write to memory 0 followed by a write and a read to memory 1. SMC\_CSR0 is programmed for one wait state with  $BAT = 0$  and  $DFT = 0$ . SMC\_CSR1 is programmed for zero wait states with  $BAT = 1$  and  $DFT = 0$ . SMC\_MCR is programmed for early reads from all memories.

The write to memory 0 is a word access and therefore all four NWE strobes are active. As  $BAT = 0$ , they are configured as write strobes and have the same timing as NWR. As the access employs a single wait state, the write strobe pulse is one clock cycle long.

There is a chip select change wait state between the memory 0 write and the memory 1 write. The new address is output at the end of the memory 0 access, but the strobes are delayed for one clock cycle.

The write to memory 1 is a half-word access to an odd half-word address and, therefore, NWE2 and NWE3 are active.

As  $BAT = 1$ , they are configured as byte select signals and have the same timing as NCE. As the access has no internal wait states, the write strobe pulse is one-half clock cycle long. Data and address are driven until the write strobe rising edge is sensed at the SIAP pin to guarantee positive hold times.

There is an early read wait state between memory 1 write and memory 1 read to provide time for the AT75C220 to disable the output data before the memory is read. If the read was normal mode, i.e., not early, the NSOE strobe would not fall until the rising edge of BCLK and no wait state would be inserted. If the write and early read were to different memories, then the early read wait state is not required as a chip select wait state will be implemented.

The read from memory 1 is a byte access to an address with a byte offset of 2 and therefore only NWE2 is active.

**Figure 6.** Write to Memory 0, Write and Read to Memory 1




Figure 7 shows a write and a read to memory 0 followed by a read and a write to memory 1. SMC\_CSR0 is programmed for zero wait states with BAT = 0 and DFT = 0. SMC\_CSR1 is programmed for zero wait states with BAT = 1 and DFT = 1. SMC\_MCR is programmed for normal reads from all memories

The write to memory 0 is a byte access and, therefore, only one NWE strobe is active. As BAT = 0, they are configured as write strobes and have the same timing as NWR.

The memory 0 read immediately follows the write as early reads are not configured and an early read wait state is not required. As early reads are not configured, the read strobe pulse is one-half clock cycle long.


There is a chip select change wait state between the memory 0 write and the memory 1 read. The new address is output at the end of the memory 0 access but the strobes are delayed for one clock cycle.

The write to memory 1 is a half-word access to an odd half-word address and, therefore, NWE2 and NWE3 are active. As BAT = 1, they are configured as byte select signals and have the same timing as NCE.

As DFT = 1 for memory 1, a wait state is implemented between the read and write to provide time for the memory to stop driving the data bus. DFT wait states are only implemented at the end of read accesses.

The read from memory 1 is a byte access to an address with a byte offset of 2 and, therefore, only NWE2 is active.

**Figure 7.** Write and Read to Memory 0, Read and Write to Memory 1



## SDMC: SDRAM Controller

The AT75C220 integrates an SDRAM controller (SDMC).

The ARM accesses external SDRAM by means of the SDRAM memory controller.

The SDMC shares the same address and data pins as the static memory controller but has separate control signals.

The SDMC interface is a memory-mapped APB slave.

For very low frequency selection in low power mode, the SDRAM should be refreshed frequently.

Main features of the SDMC are:

- External memory mapping
- Up to 4 chip select lines
- 32- or 16-bit data bus
- Byte write or byte select lines
- Two different read protocols
- Programmable wait state generation
- External wait request
- Programmable data float time
- Programmable burst mode

**Table 10.** External Memory Interface

Signal Name	Type	Description
DCLK	Output	SDRAM Clock
A[21:0]	Output	Memory address (Shared with SMC)
D[15:0]	Input	Memory data input (Shared with SMC)
DQM[1:0]	Output	SDRAM byte masks
CS0	Output	SDRAM chip select, active low
CS1	Output	SDRAM chip select, active high
WE	Output	SDRAM write enable, active low
RAS	Output	Row Address Select, active low
CAS	Output	Column Address Select, active low

The signals RAS, CAS, WE, A[21:0], and D[15:0] have functions similar to those of a conventional DRAM.

DCLK is the free-running, normally continuous clock to which all other signals are synchronized; CKE is an enable signal that gates the other control inputs. Note that CKE is not bonded out since it is always active high.

### APB Interface

The SDMC interface is a memory-mapped APB slave.

### ASB Interface

The SDMC is also an ASB slave and has a reserved memory region in the ASB memory map.


### Read and Write Bursts

The SDMC has been modified so read accesses are performed in bursts of four for accesses to 32-bit memory or bursts of eight for 32-bit access to 16-bit memory. Read accesses are performed as shown in Figure 8, Figure 9 and Figure 10. Note that read bursts are terminated if a non-sequential access is detected. However, pipelined commands from the SDRAM may be still be executed but the resultant read data is ignored.


Three separate read accesses are shown in Figure 8, Figure 9 and Figure 10. In Figure 8, the data from all four reads is used, in Figure 9 the data from the last two reads is discarded. Figure 10 shows a single non-sequential access to a new row.




**Figure 8.** Read with Burst Length of 4 and CAS Latency of 2



**Figure 9.** Read with Burst Length of 2 and CAS Latency of 2



**Figure 10.** Read Showing a Single Access for a Non-sequential Read to a New Row



Writes can burst continuously until any of the following conditions are achieved:

1. The following access is a read.
2. The following access is to a new row.
3. The following access is non-sequential.

When any of these conditions occur, the write burst is broken and SDMC goes inactive.

### SDRAM Refresh

Table 11 shows the counter values needed for a refresh rate of 15.625  $\mu$ s in the SDMC. As can be seen, at clock speeds of 1 MHz and below it is unfeasible to maintain data integrity in the SDRAM. Note that in low power modes it is not a requirement to maintain data in the SDRAM.

**Table 11.** SDRAM Refresh Rates

Clock Speed (MHz)	Tick (us)	Counter Needed
40	0.25	62.5
8	1.25	12.5
1	10	1.5625
0.025	400	0.0390625
0.0032	3125	0.005

## SDMC Register Map

Base Address: 0xFF008000

Table 12. SDMC Register Map

Offset	Register Name	Description	Access	Reset Value
0x0000	SDRAM_MODE	Mode Register	Read/write	0x00000000
0x0004	SDRAM_TIMER	Timer Register	Read/write	0x00000000
0x0008	SDRAM_CFG	Configuration Register	Read/write	0x00000000
0x000C	SDRAM_16BIT	Selects 16-/32-bit modes	Read/write	0x00000001
0x0010	SDRAM_CS0_ADDR	Base address for CS0	Read/write	0x00000040
0x0014	SDRAM_CS1_ADDR	Base address for CS1	Read/write	0x00000050

## SDRAM\_MODE Register

Register Name: SDRAM\_MODE

Access Type: Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	MODE
7	6	5	4	3	2	1	0
MODE	–	–	–	–	–	–	–

- **MODE**

MODE	Description
000	Normal mode. Any access to the SDRAM will be decoded normally.
001	The NOP command is issued to the SDRAM when the host accesses the SDRAM memory area, regardless of the cycle.
010	The all banks precharge command is issued to the SDRAM when the host accesses the SDRAM memory area, regardless of the cycle.
011	The load mode register command is issued to the SDRAM when the host accesses the SDRAM memory area, regardless of the cycle. The address offset with respect to the SDRAM memory base address is used to program the mode register. For example, when this mode is activated, an access to the “SDRAM_BASE + offset” generates a load mode register command with the value offset written to the mode register of the SDRAM.
100	A refresh command is issued to the SDRAM. An all banks precharge command must precede.
others	Reserved

## SDRAM\_TIMER Register

**Register Name:** SDRAM\_TIMER

**Access Type:** Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	CNT			
7	6	5	4	3	2	1	0
CNT							

- CNT**

This 12-bit field is loaded into a timer which generates the refresh pulse. Each time the refresh pulse is generated, a refresh burst is initiated. The length of this refresh burst (number of rows refreshed) can be adjusted at compile time by modifying the value RFSH\_LEN. The refresh commands will begin when the timer is loaded for the first time. The value to be loaded depends on the clock frequency used in the SDMC configuration module, the refresh rate of the SDRAM and the refresh burst length where 15.6 microseconds is a typical value for a burst of length one.

## SDRAM\_CFG Register

**Register Name:** SDRAM\_CFG

**Access Type:** Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	TRAS		
23	22	21	20	19	18	17	16
TRCD				TRP			
15	14	13	12	11	10	9	8
TRP	TRC				TWR		
7	6	5	4	3	2	1	0
TWR	CAS		NB	NR		NC	

- NC**

Sets the number of column bits. Default is eight column bits.

NC	Column Bits
00	8
01	9
10	10
11	11

- **NR**

Sets the number of row bits. Default is 11 row bits.

NR	Row Bits
00	11
01	12
10	13
11	Reserved

- **NB**

Sets the number of banks. Default is two banks.

NB	Number of Banks
0	2
1	4

- **CAS**

Sets the CAS latency. The SDMC has been modified so that it only supports a CAS latency of two. Writing to this register will have no effect.

- **TWR**

Sets the value of TWR expressed in number of cycles. Default is two cycles.

- **TRC**

Sets the value of TRC expressed in number of cycles. Default is eight cycles.

- **TRP**

Sets the value of TRP expressed in number of cycles. Default is three cycles.

- **TRCD**

Sets the value of TRCD expressed in number of cycles. Default is three cycles.

- **TRAS**

Sets the value of TRAS expressed in number of cycles. Default is five cycles.

## SDRAM\_16bit Register

**Register Name:** SDRAM\_16BIT

**Access Type:** Read/write

**Reset Value:** 0x1

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	16BIT

- **16BIT**

This bit is used to set the width of the external memory. If this field is set, the address is assumed to be 16 bits wide. If not set, the memory bus is assumed to be 32 bits wide.

## SDRAM\_CS0\_ADDR Register

**Register Name:** SDRAM\_CS0\_ADDR

**Access Type:** Read/write

**Reset Value:** 0x40

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	CS0_ADDR
7	6	5	4	3	2	1	0
CS0_ADDR							

- **CS0\_ADDR**

This bit is used to set the eight most significant bits of the address of CS0.

## SDRAM\_CS1\_ADDR Register

**Register Name:** SDRAM\_CS1\_ADDR

**Access Type:** Read/write

**Reset Value:** 0x50

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	CS1_ADDR
7	6	5	4	3	2	1	0
CS1_ADDR							

- **CS1\_ADDR**

This bit is used to set the eight most significant bits of the address of CS1.

## Arbitration Using Multi-layer AMBA


The AT75C220 has two separate ASB (multi-layer AMBA) buses that can be decoupled during most normal operations. The ability to couple the two ASB buses is provided to allow the ARM to receive and transmit Ethernet frames via the two Ethernet MACs.

The ARM bus is the main processor bus to which most peripherals are connected.

The MAC bus is used exclusively for Ethernet traffic.

An ASB-ASB bridge that is transparent to the other devices on the bus connects the two ASB buses. Figure 11 shows the connection between the two buses.

Figure 11. ASB - ASB Bridge



The ASB-ASB bridge consists of two channels: the first is a master on the MAC bus and a slave on the ARM bus. The second channel is a master on the ARM bus and a slave on the MAC bus.

The ARM7TDMI is the default master and always requests the bus. It is always granted the bus in absence of a request from another master.

The MAC ASB has two priority levels, the two MACs share low priority access and the bridge has high priority. The MACs do not burst more than four words per access and release the bus request between accesses so the MACs can share a priority level with a simple round-robin arbitration scheme.

The ARM is likely to be the only master accessing the MAC bus via the bridge and should not perform more than a couple of cycles before releasing the MAC bus. Care should be taken to prevent other masters on the ARM bus holding the

MAC bus for more than a few cycles. Otherwise, the MACs drop frames due to FIFO overflow or underflow.

### Coupled Bus Operation

When a master on one bus accesses a slave on the other bus, the following operations occur:

- The master arbitrates for the local ASB bus if it does not already have access to the bus.
- When the local bus arbiter grants the master the local bus, the master initiates a cycle with an address corresponding to a slave on the remote bus.
- The bridge is selected as the slave on the local bus and responds by inserting wait cycles. The bridge also requests the remote bus from the remote bus arbiter.
- When the bridge is granted the remote bus, the two ASB buses are coupled and the transfer completes.

### ASB-ASB Bridge Timing


The AMBA ASB performs pipelined arbitration. The bridge can only request the bus when the address of the slave is available. For this reason, the bridge must insert a wait cycle during the arbitration cycle on the remote bus because it cannot request the bus early. Figure 12 shows a write cycle from a master on the ARM bus to a slave on the MAC bus. The slave does not add wait states. All cycles operate in the same way as the write cycle until the buses are coupled when the operation becomes slave-dependent.

### Deadlock

Deadlock is avoided by forcing the ARM processor to release the bus if both the ARM and one of the MACs request the bridge at the same time. The bridge responds to the ARM with a signal to force the ARM to retry the operation later. The MAC can complete its access and release the bus in the normal way.

Deadlock can still occur if a master that does not support retract attempts to access the MAC bus at the same time as one of the MACs is requesting the ARM bus. This situation is avoided if only the ARM is used to access the MAC bus.

**Figure 12. ASB-to-ASB Bridge Write Timing**





## Ethernet MAC

The AT75C220 integrates two identical Ethernet MACs, known as MAC A and MAC B.

The Ethernet MAC is described more fully in the IEEE standard 802.3. It is a programmable device on the APB bus by means of 56 configuration and status registers. The Ethernet MAC is an ASB master.

The main features of the Ethernet MAC are:

- Compatibility with IEEE standard 802.3
- 10 and 100 Mbit/s operation
- Full-and half-duplex operation
- MII interface to the physical layer
- Register interface to address, status and control registers
- DMA interface
- Interrupt generation to signal receive and transmit completion
- 28-byte transmit and 28-byte receive FIFOs
- Automatic pad and CRC generation on transmitted frames
- Address checking logic to recognize four 48-bit addresses
- Supports promiscuous mode where all valid frames are copied to memory
- Supports physical layer management through MDIO interface

**Table 13.** External Interface

Signal Name	Description	Type
COL	Collision detect from the PHY	Input
CRS	Carrier sense from the PHY	Input
TXER	Transmit error signal to the PHY. Asserted if the DMA block fails to fetch data from memory during frame transmission.	Output
TXD[3:0]	Transmit data to the PHY	Output
TXEN	Transmit enable to the PHY	Output
TXCLK	Transmit clock from the PHY	Input
RXD[3:0]	Receive data from the PHY	Input
RXER	Receive error signal from the PHY	Input
RXCLK	Receive clock from the PHY	Input
RXDV	Receive data valid signal from the PHY	Input
MDC	Management data clock	Output
MDIO	Management data I/O	Input/Output

## DMA Operation

Frame data is transferred to and from the Ethernet MAC via the DMA interface. All transfers are 32-bit words and may be single accesses or bursts of two, three or four words. Burst accesses do not cross 16-byte boundaries.

The DMA controller performs four types of operations on the ASB bus. In order of priority, they are receive buffer manager write, receive buffer manager read, transmit data DMA read and receive data DMA write.

## Transmitter Mode

Transmit frame data needs to be stored in contiguous memory locations and need not be word-aligned.

The transmit address register is written with the address of the first byte to be transmitted. Transmit is initiated by writ-

ing the number of bytes to transfer (length) to the transmit control register. The transmit channel then reads data from memory 32 bits at a time and places them in the transmit FIFO.

The transmit block starts frame transmission once three words have been loaded into the FIFO.

The transmit address register must be written before the transmit control register. While a frame is being transmitted, it is possible to set up one other frame for transmission by writing new values to the transmit address and control registers. Reading the transmit address register returns the address of the buffer currently being accessed by the transmit FIFO. Reading the transmit control register returns the total number of bytes to be transmitted. The buffer not queued bit in the transmit status register indicates whether

another buffer can be safely queued. An interrupt is generated whenever this bit is set.

Frame assembly starts by adding preamble and the start frame delimiter. Data is taken from the transmit FIFO word-by-word. If necessary, padding is added to make the frame length 60 bytes. The CRC is calculated as a 32-bit polynomial. This is inverted and appended to the end of the frame, making the frame length a minimum of 64 bytes. The CRC is not appended if the NCRC bit is set in the transmit control register.

In full duplex mode frames are transmitted immediately. Back-to-back frames are transmitted at least 96 bit times apart to guarantee the interframe gap.

In half-duplex mode the transmitter checks carrier sense. If asserted, it waits for it to de-assert and then starts transmission after the interframe gap of 96 bit times.

If the collision signal is asserted during transmission, the transmitter will transmit a jam sequence of 32 bits taken from the data register and then retry transmission after the backoff time has elapsed. An error is indicated and any further attempts aborted if 16 attempts cause collisions.

If transmit DMA underruns, bad CRC is automatically appended using the same mechanism as jam insertion. Underrun also causes TXER to be asserted.

## Receiver Mode

When a packet is received, it is checked for valid preamble, CRC, alignment, length and address. If all these criteria are met, the packet is stored successfully in a receive buffer. If at the end of reception the CRC is bad, then the received buffer is recovered.

Each received frame including CRC is written to a single receive buffer.

Receive buffers are word-aligned and are capable of containing 1518 bytes of data (the maximum length of an Ethernet frame).

The start location for each received frame is stored in memory in a list of receive buffer descriptors at a location pointed to by the receive buffer queue pointer register. Each entry in the list consists of two words. The first word is the address of the received buffer; the second is the receive status. Table 14 defines an entry in the received buffer descriptor list.

To receive frames, the buffer queue must be initialized by writing an appropriate address to bits [31:2] in the first word of each list entry. Bit zero must be written with zero. After a

frame is received, bit zero becomes set and the second word indicates what caused the frame to be copied to memory.

The start location of the received buffer descriptor list should be written to the received buffer queue pointer register before receive is enabled (by setting the receive enable bit in the network control register). As soon as the received block starts writing received frame data to the receive FIFO, the received buffer manager reads the first receive buffer location pointed to by the received buffer queue pointer register. If the filter block is active, the frame should be copied to memory; the receive data DMA operation starts writing data into the receive buffer. If an error occurs, the buffer is recovered. If the frame is received without error, the queue entry is updated. The buffer pointer is rewritten to memory with its low-order bit set to indicate successful frame reception and a used buffer. The next word is written with the length of the frame and how the destination address was recognized.

The next receive buffer location is then read from the following word or, if the current buffer pointer had its wrap bit set, the beginning of the table. The maximum number of buffer pointers before a wrap bit is seen is 1024. If a wrap bit is not seen by then, a wrap bit is assumed in that entry. The received buffer queue pointer register must be written with zero in its lower-order bit positions to enable the wrap function to work correctly.

If bit zero is set when the receive buffer manager reads the location of the receive buffer, then the buffer has already been used and cannot be used again until software has processed the frame and cleared bit zero. In this case, the DMA block will set the buffer's unavailable bit in the received status register and trigger an interrupt. The frame will be discarded and the queue entry will be reread on reception of the next frame to see if the buffer is now available. Each discarded frame increments a statistics register that is cleared on being read.

When there is network congestion, it is possible for the MAC to be programmed to apply backpressure. This is when half-duplex mode collisions are forced on all received frames by transmitting 64 bits of data (a default pattern).

Reading the received buffer queue register returns the location of the queue entry currently being accessed. The queue wraps around to the start after either 1024 entries (i.e., 2048 words) or when the wrap bit is found to be set in bit 1 of the first word of an entry.

**Table 14.** Received Buffer Descriptor List

Bit	Function
<b>Word 0</b>	
31:2	Address of beginning of buffer
1	Wrap bit. If this bit is set, the counter that is ORed with the received buffer queue pointer register to give the pointer to entries in this table will be cleared after the buffer is used.
0	Ownership bit. 1 indicates software owns the pointer, 0 indicates that the DMA owns the buffer. If this bit is not zero when the entry is read by the receiver, the buffer's unavailable bit is set in the received status register and the receiver goes inactive.
<b>Word 1</b>	
31	Global all ones broadcast address detected
30	Multicast hash match
29	Unicast hash match
28	External address (optional)
27	Unknown source address (reserved for future use)
26	Local address match (Specific address 4 match)
25	Local address match (Specific address 3 match)
24	Local address match (Specific address 2 match)
23	Local address match (Specific address 1 match)
22:11	Reserved written to 0.
10:0	Length of frame including FCS

## Address Checking

Whether or not a frame is stored depends on what is enabled in the network configuration register, the contents of the specific address and hash registers and the frame's destination address. In this implementation of the MAC the frame's source address is not checked.

A frame will not be copied to memory if the MAC is transmitting in half-duplex mode at the time a destination address is received.

The hash register is 64 bits long and takes up two locations in the memory map.

There are four 48-bit specific address registers, each taking up two memory locations. The first location contains the first four bytes of the address; the second location contains the last two bytes of the address stored in its least significant byte positions. The addresses stored can be specific, group, local or universal.

Ethernet frames are transmitted a byte at a time, LSB first. The first bit (i.e., the LSB of the first byte) of the destination address is the group/individual bit and is set one for multicast addresses and zero for unicast. This bit corresponds to bit 24 of the first word of the specific address register.

The MSB of the first byte of the destination address corresponds to bit 31 of the specific address register.

The specific address registers are compared to the destination address of received frames once they have been activated. Addresses are deactivated at reset or when the first byte [47:40] is written and activated or when the last byte [7:0] is written. If a receive frame address matches an active address, the local match signal is set and the store frame pulse signal is sent to the DMA block via the HCLK synchronization block.

A frame can also be copied if a unicast or multicast hash match occurs, it has the broadcast address of all ones, or the copy all frames bit in the network configuration register is set.

The broadcast address of 0xFFFFFFFF is recognized if the no broadcast bit in the network configuration register is zero. This sets the broadcast match signal and triggers the store frame signal.

The unicast hash enable and the multicast hash enable bits in the network configuration register enable the reception of

hash matched frames. So all multicast frames can be received by setting all bits in the hash register.

The CRC algorithm reduces the destination address to a 6-bit index into a 64-bit hash register. If the equivalent bit in the register is set, the frame will be matched depending on

whether the frame is multicast or unicast and the appropriate match signals will be sent to the DMA block

If the copy all frames bit is set in the network configuration register, the store frame pulse will always be sent to the DMA block as soon as any destination address is received.

## Register Map

**Base Address MAC A:** 0xFF034000

**Base Address MAC B:** 0xFF038000

**Table 15.** Ethernet MAC Register Map

Offset	Register Name	Description	Access	Reset Value
0x00	ETH_CTL	Network Control Register	Read/write	0x0
0x04	ETH_CFG	Network Configuration Register	Read/write	0x800
0x08	ETH_SR	Network Status Register	Read-only	0x4
0x0C	ETH_TAR	Transmit Address Register	Read/write	0x0
0x10	ETH_TCR	Transmit Control Register	Read/write	0x0
0x14	ETH_TSR	Transmit Status Register	Read/write	0x18
0x18	ETH_RBQP	Receive buffer queue pointer	Read/write	0x0
0x1C	–	Reserved	Read-only	0x0
0x20	ETH_RSR	Receive Status Register	Read/write	0x0
0x24	ETH_ISR	Interrupt Status Register	Read/write	0x0
0x28	ETH_IER	Interrupt Enable Register	Write-only	–
0x2C	ETH_IDR	Interrupt Disable Register	Write-only	–
0x30	ETH_IMR	Interrupt Mask Register	Read-only	0xFFFF
0x34	ETH_MAN	PHY Maintenance Register	Read/write	0x0
<b>Statistics Registers</b>				
0x40	ETH_FRA	Frames transmitted OK	Read/write	0x0
0x44	ETH_SCOL	Single collision frames	Read/write	0x0
0x48	ETH_MCOL	Multiple collision frames	Read/write	0x0
0x4C	ETH_OK	Frames received OK	Read/write	0x0
0x50	ETH_SEQE	Frame check sequence errors	Read/write	0x0
0x54	ETH_ALE	Alignment errors	Read/write	0x0
0x58	ETH_DTE	Deferred transmission frames	Read/write	0x0
0x5C	ETH_LCOL	Late collisions	Read/write	0x0
0x60	ETH_ECOL	Excessive collisions	Read/write	0x0
0x64	ETH_CSE	Carrier sense errors	Read/write	0x0
0x68	ETH_TUE	Transmit underrun errors	Read/write	0x0
0x6C	ETH_CDE	Code errors	Read/write	0x0
0x70	ETH_ELR	Excessive length errors	Read/write	0x0

**Table 15.** Ethernet MAC Register Map (Continued)

Offset	Register Name	Description	Access	Reset Value
0x74	ETH_RJB	Receive jabbers	Read/write	0x0
0x78	ETH_USF	Undersize frames	Read/write	0x0
0x7C	ETH_SQEE	SQE test errors	Read/write	0x0
0x80	ETH_DRFC	Discarded RX frames	Read/write	0x0
<b>Address Registers</b>				
0x90	ETH_HSH	Hash Register [63:32]	Read/write	0x0
0x94	ETH_HSL	Hash Register [31:0]	Read/write	0x0
0x98	ETH_SA1L	Specific address 1, first 4 bytes	Read/write	0x0
0x9C	ETH_SA1H	Specific address 1, last 2 bytes	Read/write	0x0
0xA0	ETH_SA2L	Specific address 2, first 4 bytes	Read/write	0x0
0xA4	ETH_SA2H	Specific address 2, last 2 bytes	Read/write	0x0
0xA8	ETH_SA3L	Specific address 3, first 4 bytes	Read/write	0x0
0xAC	ETH_SA3H	Specific address 3, last 2 bytes	Read/write	0x0
0xB0	ETH_SA4L	Specific address 4, first 4 bytes	Read/write	0x0
0xB4	ETH_SA4H	Specific address 4, last 2 bytes	Read/write	0x0

## MAC Network Control Register

**Register Name:** ETH\_CTL

**Access Type:** Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	BP
7	6	5	4	3	2	1	0
WES	ISR	CSR	MPE	TE	RE	LBL	LB

- **LB**  
Loopback. Optional.
- **LBL**  
Loopback local. Connects TXD to RXD, TXEN to RXDV, forces full duplex and drives RXCLK and TXCLK with HCLK divided by 4.
- **RE**  
Receive enable. When set, enables the Ethernet MAC to receive data.
- **TE**  
Transmit enable. When set, enables the Ethernet transmitter to send data.

- **MPE**  
Management port enable. Set to one to enable the management port. When zero forces MDIO to high impedance state.
- **CSR**  
Clear statistics registers. This bit is write-only. Writing a one clears the statistics registers.
- **ISR**  
Increment statistics registers. This bit is write-only. Writing a one increments all the statistics registers by one for test purposes.
- **WES**  
Write enable for statistics registers. Setting this bit to one makes the statistics registers writable for functional test purposes.
- **BP**  
Back pressure. If this field is set, then in half-duplex mode collisions are forced on all received frames by transmitting 64 bits of data (default pattern).

### MAC Network Configuration Register

**Register Name:** ETH\_CFG

**Access Type:** Read/write

**Reset Value:** 0x8

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	RTY	CLK	EAE	BIG	
7	6	5	4	3	2	1	0
UNI	MTI	NBC	CAF	–	BR	FD	SPD

- **SPD**  
Speed. Set to 1 to indicate 100Mbit/sec. operation, 0 for 10Mbit/sec. Has no other functional effect.
- **FD**  
Full duplex. If set to 1, the transmit block ignores the state of collision and carrier sense and allows receive while transmitting.
- **BR**  
Bit rate. Optional.
- **CAF**  
Copy all frames. When set to 1, all valid frames will be received.
- **NBC**  
No broadcast. When set to 1, frames addressed to the broadcast address of all ones will not be received.
- **MTI**  
Multicast hash enable, when set multicast frames will be received when six bits of the CRC of the destination address point to a bit that is set in the hash register.
- **UNI**  
Unicast hash enable. When set, unicast frames will be received when six bits of the CRC of the destination address point to a bit that is set in the hash register.

- **BIG**

Receive 1522 bytes. When set, the MAC will receive up to 1522 bytes. Normally the MAC will receive frames up to 1518 bytes in length.

- **EAE**

External address match enable. Optional.

- **CLK**

The system clock (HCLK) is divided down to generate MDC (the clock for the MDIO). For conformance with IEEE 802.3 MDC must not exceed 2.5 MHz. At reset this field is set to 10 so that HCLK is divided by 32.

CLK	MDC
00	HCLK divided by 8
01	HCLK divided by 16
10	HCLK divided by 32
11	HCLK divided by 64

- **RTY**

Retry test. When set, the time between frames will always be one time slot. For test purposes only. Must be cleared for normal operation.

## MAC Network Status Register

**Register Name:** ETH\_SR

**Access Type:** Read-only

**Reset Value:** 0x4

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	IDLE	MDIO	LINK

- **LINK**

The status of the LINK pin. Optional.

- **MDIO**

Returns status of the MDIO pin.

- **IDLE**

The PHY management logic is idle (i.e., has completed).



## MAC Transmit Address Register

Register Name: ETH\_TAR

Access Type: Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
ADDRESS							
23	22	21	20	19	18	17	16
ADDRESS							
15	14	13	12	11	10	9	8
ADDRESS							
7	6	5	4	3	2	1	0
ADDRESS							

### • ADDRESS

Transmit address register. Written with the address of the frame to be transmitted, read as the base address of the buffer being accessed by the transmit FIFO. Note if the two least significant bits are not zero, transmit will start at the byte indicated.

## MAC Transmit Control Register

Register Name: ETH\_TCR

Access Type: Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
NCRC	-	-	-	-	LEN		
7	6	5	4	3	2	1	0
LEN							

### • LEN

Transmit frame length. This register is written to the number of bytes to be transmitted excluding the four CRC bytes unless the no CRC bit is asserted. Writing these bits to any non-zero value will initiate transmit. If the value is greater than 1514 (1518 if no CRC is being generated), an oversize frame will be transmitted. This field is buffered so that a new frame can be queued while the previous frame is still being transmitted. Must always be written in address-then-length order. Reads as the total number of bytes to be transmitted (i.e., this value does not change as the frame is transmitted.) Frame transmission will not start until two 32-bit words have been loaded into the transmit FIFO. The length must be great enough to ensure two words are loaded.

### • NCRC

No CRC. If this bit is set, it is assumed that the CRC is included in the length being written in the low-order bits and the MAC will not append CRC to the transmitted frame. If the buffer is not at least 64 bytes long, a short frame will be sent. This field is buffered so that a new frame can be queued while the previous frame is still being transmitted. Reads as the value of the frame currently being transmitted.



**MAC Transmit Status Register**

**Register Name:** ETH\_TSR

**Access Type:** Read/write

**Reset Value:** 0x18

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	UND	COMP	BNQ	IDLE	RLE	COL	OVR

- **OVR**  
Ethernet transmit buffer overrun. Software wrote to the address register or length register when bit 4 was not set. Cleared by writing a one to this bit.
- **COL**  
Collision occurred. Set by the assertion of collision. Cleared by writing a one to this bit.
- **RLE**  
Retry limit exceeded. Cleared by writing a one to this bit.
- **IDLE**  
Transmitter Idle. Asserted when the transmitter has no frame to transmit. Will be cleared when a length is written to transmit frame length portion of the Transmit Control register. This bit is read-only.
- **BNQ**  
Ethernet transmit buffer not queued. Software may write a new buffer address and length to the transmit DMA controller. Cleared by having one frame ready to transmit and another in the process of being transmitted. This bit is read-only.
- **COMP**  
Transmit complete. Set when a frame has been transmitted. Cleared by writing a one to this bit.
- **UND**  
Transmit underrun. Set when transmit DMA was not able to read data from memory in time. If this happens, the transmitter will force bad CRC. Cleared by writing a one to this bit.

## MAC Receive Buffer Queue Pointer

**Register Name:** ETH\_RBQP

**Access Type:** Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
ADDRESS							
23	22	21	20	19	18	17	16
ADDRESS							
15	14	13	12	11	10	9	8
ADDRESS							
7	6	5	4	3	2	1	0
ADDRESS							

- ADDRESS**

Receive buffer queue pointer. Written with the address of the start of the receive queue, reads as a pointer to the current buffer being used. The receive buffer is forced to word alignment.

## MAC Receive Status Register

**Register Name:** ETH\_RSR

**Access Type:** Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	OVR	REC	BNA

- BNA**

Buffer not available. An attempt was made to get a new buffer and the pointer indicated that it was owned by the processor. The DMA will reread the pointer each time a new frame starts until a valid pointer is found. This bit will be set at each attempt that fails even if it has not had a successful pointer read since it has been cleared. Cleared by writing a one to this bit.

- REC**

Frame received. One or more frames have been received and placed in memory. Cleared by writing a one to this bit.

- OVR**

RX overrun. The DMA block was unable to store the receive frame to memory, either because the ASB bus was not granted in time or because a not OK HRESP was returned. The buffer will be recovered if this happens. Cleared by writing a one to this bit.

## MAC Interrupt Status Register

**Register Name:** ETH\_ISR

**Access Type:** Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	HRESP	ROVR	LINK	TIDLE
7	6	5	4	3	2	1	0
TCOM	TBRE	RTRY	TUND	TOVR	RBNA	RCOM	DONE

- **DONE**  
Management done. The PHY maintenance register has completed its operation. Cleared on read.
- **RCOM**  
Receive complete. A frame has been stored in memory. Cleared on read.
- **RBNA**  
Receive buffer not available. Cleared on read.
- **TOVR**  
Transmit buffer overrun. Software wrote to the address register or length register when bit 4 of the transmit status register was not set. Cleared on read.
- **TUND**  
Transmit error. Ethernet transmit buffer underrun. The transmit DMA did not complete fetch frame data in time for it to be transmitted. Cleared on read.
- **TRLE**  
Transmit error. Retry limit exceeded. Cleared on read.
- **TBRE**  
Transmit buffer register empty. Software may write a new buffer address and length to the transmit DMA controller. Cleared by having one frame ready to transmit and another in the process of being transmitted. Cleared on read.
- **TCOM**  
Transmit complete. Set when a frame has been transmitted. Cleared on read.
- **LINK**  
Set when LINK pin changes value. Optional.
- **TIDLE**  
Transmit idle. Set when all frames have been transmitted. Cleared on read.
- **ROVR**  
RX overrun. Set when the RX overrun status bit is set. Cleared on read.
- **HRESP**  
HRESP not OK. Set when the DMA block sees HRESP not OK. Cleared on read.

## MAC Interrupt Enable Register

Register Name: ETH\_IER

Access Type: Write-only

Reset Value: –

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	HRESP	ROVR	LINK	TIDLE
7	6	5	4	3	2	1	0
TCOM	TBRE	RTRY	TUND	TOVR	RBNA	RCOM	DONE

- **DONE**  
Enable management done interrupt.
- **RCOM**  
Enable receive complete interrupt.
- **RBNA**  
Enable receive buffer not available interrupt.
- **TOVR**  
Enable Ethernet transmit buffer overrun interrupt
- **TUND**  
Enable transmit buffer underrun interrupt
- **RTRY**  
Enable retry limit exceeded interrupt.
- **TBRE**  
Enable transmit buffer register empty interrupt.
- **TCOM**  
Enable transmit complete interrupt.
- **LINK**  
Enable LINK interrupt. Optional.
- **TIDLE**  
Enable transmit idle interrupt.
- **ROVR**  
Enable RX overrun interrupt.
- **HRESP**  
Enable HRESP not OK interrupt.

## MAC Interrupt Disable Register

Register Name: ETH\_IDR

Access Type: Write-only

Reset Value: –

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	HRESP	ROVR	LINK	TIDLE
7	6	5	4	3	2	1	0
TCOM	TBRE	RTRY	TUND	TOVR	RBNA	RCOM	DONE

- **DONE**  
Disable management done interrupt.
- **RCOM**  
Disable receive complete interrupt.
- **RBNA**  
Disable receive buffer not available interrupt.
- **TOVR**  
Disable Ethernet Transmit buffer overrun interrupt.
- **TUND**  
Disable transmit buffer underrun interrupt.
- **RTRY**  
Disable retry limit exceeded interrupt.
- **TBRE**  
Disable transmit buffer register empty interrupt.
- **TCOM**  
Disable transmit complete interrupt.
- **LINK**  
Disable LINK interrupt. Optional.
- **TIDLE**  
Disable transmit idle interrupt.
- **ROVR**  
Disable Rx overrun interrupt.
- **HRESP**  
Disable HRESP not OK interrupt.

## MAC Interrupt Mask Register

**Register Name:** ETH\_IMR

**Access Type:** Read-only

**Reset Value:** 0xFFFF

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	HRESP	ROVR	LINK	TIDLE
7	6	5	4	3	2	1	0
TCOM	TBRE	RTRY	TUND	TOVR	RBNA	RCOM	DONE

- **DONE**  
Management done interrupt masked.
- **RCOM**  
Receive complete interrupt masked.
- **RBNA**  
Receive buffer not available interrupt masked.
- **TOVR**  
Ethernet Transmit buffer overrun interrupt masked
- **TUND**  
Transmit buffer underrun interrupt masked
- **RTRY**  
Retry limit exceeded interrupt masked.
- **TBRE**  
Transmit buffer register empty interrupt masked.
- **TCOM**  
Transmit complete interrupt masked.
- **LINK**  
LINK interrupt masked.
- **TIDLE**  
Transmit idle interrupt masked.
- **ROVR**  
Receive overrun interrupt masked.
- **HRESP**  
HRESP not OK interrupt masked.

**MAC PHY Maintenance Register**

**Register Name:** ETH\_MAN

**Access Type:** Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
LOW	HIGH	RW		PHYA			
23	22	21	20	19	18	17	16
PHYA	REGA					CODE	
15	14	13	12	11	10	9	8
DATA							
7	6	5	4	3	2	1	0
DATA							

Writing to this register starts the shift register that controls the serial connection to the PHY. On each shift cycle the MDIO pin becomes equal to the MSB of the shift register and LSB of the shift register becomes equal to the value of the MDIO pin. When the shifting is complete an interrupt is generated and the IDLE field is set in the Network Status register.

When read will give current shifted value.

- **DATA**  
For a write operation this is written with the data to be written to the PHY. After a read operation this contains the data read from the PHY.
- **CODE**  
Must be written to 10. Will read as written.
- **REGA**  
Register address. Specifies the register in the PHY to access.
- **PHYA**  
PHY address. Normally will be 0.
- **RW**  
Read/write Operation. 10 is read. 01 is write. Any other value is an invalid PHY management frame.
- **HIGH**  
Must be written with 1 to make a valid PHY management frame.
- **LOW**  
Must be written with 0 to make a valid PHY management frame.



## MAC Hash Address High

Register Name: ETH\_HSH

Access Type: Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
ADDR							
23	22	21	20	19	18	17	16
ADDR							
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

- **ADDR**

Hash Address bits 63 to 32.

## MAC Hash Address Low

Register Name: ETH\_HSL

Access Type: Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
ADDR							
23	22	21	20	19	18	17	16
ADDR							
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

- **ADDR**

Hash Address bits 31 to 0.



**MAC Specific Address (1, 2, 3 and 4) High**

**Register Name:** ETH\_SA1H,...ETH\_SA4H

**Access Type:** Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

- **ADDR**  
Unicast Addresses (1, 2, 3 and 4), Bits 47:32.

**MAC Specific Address (1, 2, 3 and 4) Low**

**Register Name:** ETH\_SA1L,...ETH\_SA4L

**Access Type:** Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
ADDR							
23	22	21	20	19	18	17	16
ADDR							
15	14	13	12	11	10	9	8
ADDR							
7	6	5	4	3	2	1	0
ADDR							

- **ADDR**  
Unicast Addresses (1, 2, 3 and 4), Bits 31:0.

## MAC Statistics Register Block

These registers reset to zero on a read and stick at all ones when they count to their maximum value. They should be read frequently enough to prevent loss of data.

The statistics register block contains the registers found in Table 16.

**Table 16.** Statistics Register Block

Register Name	Description
ETH_FRA	Frames transmitted OK. A 24-bit register counting the number of frames successfully transmitted.
ETH_SCOL	Single collision frames. A 16-bit register counting the number of frames experiencing a single collision before being transmitted and experiencing no carrier loss nor underrun.
ETH_MCOL	Multiple collision frames. A 16-bit register counting the number of frames experiencing between two and fifteen collisions prior to being transmitted (62 - 1518 bytes, no carrier loss, no underrun).
ETH_OK	Frames received OK. A 24-bit register counting the number of good frames received, i.e. address recognized. A good frame is of length 64 to 1518 bytes and has no FCS, alignment or code errors.
ETH_SEQE	Frame checks sequence errors. An 8-bit register counting address-recognized frames with an integral number of bytes long and that have bad CRC and 64 to 1518 bytes long.
ETH_ALE	Alignment errors. An 8-bit register counting frames that are: <ul style="list-style-type: none"> <li>- address recognized,</li> <li>- not an integral number of bytes long</li> <li>- have bad CRC when their length is truncated to an integral number of bytes</li> <li>- between 64 and 1518 bytes in length.</li> </ul>
ETH_DTE	Deferred transmission frames. A 16-bit register counting the number of frames experiencing deferral due to carrier sense active on their first attempt at transmission (no underrun or collision).
ETH_LCOL	Late collisions. An 8-bit register counting the number of frames that experience a collision after the slot time (512 bits) has expired. No carrier loss or underrun. A late collision is counted twice, i.e., both as a collision and a late collision.
ETH_ECOL	Excessive collisions. An 8-bit register counting the number of frames that failed to be transmitted because they experienced 16 collisions. (64 - 1518 bytes, no carrier loss or underrun)
ETH_CSE	Carrier sense errors. An 8-bit register counting the number of frames for which carrier sense was not detected and maintained in half-duplex mode a slot time (512 bits) after the start of transmission (no excessive collision).
ETH_TUE	Transmit errors. An 8-bit register counting the number of frames not transmitted due to a transmit DMA underrun. If this register is incremented, then no other register is incremented.
ETH_CDE	Code errors. An 8-bit register counting the number of frames that are address recognized, had RXER asserted during reception. If this counter is incremented, then no other counters are incremented.
ETH_ELR	Excessive length frames. An 8-bit register counting the number of frames received exceeding 1518 bytes in length but that do not have either a CRC error, an alignment error or a code error.
ETH_RJB	Receive jabbers. An 8-bit register counting the number of frames received exceeding 1518 bytes in length and having either a CRC error, an alignment error or a code error.
ETH_USF	Undersize frames. An 8-bit register counting the number of frames received less than 64 bytes in length but that do not have either a CRC error, an alignment error or a code error.
ETH_SQEE	SQEE test errors. An 8-bit register counting the number of frames where COL was not asserted within a slot time of TXEN being deasserted.
ETH_DRFC	Discarded receive frames count. This 16-bit counter is incremented every time an address-recognized frame is received but cannot be copied to memory because the receive buffer is available.

## AIC: Advanced Interrupt Controller


The AT75C220 integrates the Atmel advanced interrupt controller (AIC). For details on this peripheral, refer to the datasheet, literature number 1246.

The interrupt controller is connected to the fast interrupt request (NFIQ) and the standard interrupt request (NIRQ) inputs of the ARM7TDMI processor. The processor's NFIQ line can only be asserted by the external fast interrupt request input (FIQ). The NIRQ line can be asserted by the

interrupts generated by the on-chip peripherals and the two external interrupt request lines, IRQ0 to IRQ1.

An 8-level priority encoder allows the user to define the priority between the different interrupt sources. Internal sources are programmed to be level-sensitive or edge-triggered. External sources can be programmed to be positive- or negative-edge triggered or high- or low-level sensitive.

**Figure 13.** Advanced Interrupt Controller Block Diagram



**Table 17.** Interrupt Sources

Interrupt Source	Interrupt Name	Interrupt Description
0	FIQ	Fast Interrupt (LOWP)
1	WDT	Watchdog Interrupt
2	SWI	Software Interrupt
3	UARTA	USART A Interrupt
4	TC0	Timer Channel 0 Interrupt
5	TC1	Timer Channel 1 Interrupt
6	TC2	Timer Channel 2 Interrupt
7	PIOA	PIO A Interrupt
8	MACA	MAC A Interrupt
9	SPI	Serial Peripheral Interface
10	IRQ0	External Interrupt
11	IRQ1	External Interrupt
12	OAKA	OAK Semaphore Interrupt
13	MACB	MAC B Interrupt

**Table 17.** Interrupt Sources (Continued)

Interrupt Source	Interrupt Name	Interrupt Description
14	UARTB	USART B Interrupt
15	PIOB	PIO B Interrupt
16 - 31	Reserved	

## Priority Controller

The NIRQ line is controlled by an 8-level priority encoder. Each source has a programmable priority level of 7 to 0. Level 7 is the highest priority and level 0 the lowest.

When the AIC receives more than one unmasked interrupt at a time, the interrupt with the highest priority is serviced first. If both interrupts have equal priority, the interrupt with the lowest interrupt source number is serviced first.

The current priority level is defined as the priority level of the current interrupt at the time the register AIC\_IVR is read (the interrupt which will be serviced). In the case when a higher priority unmasked interrupt occurs while an interrupt already exists, there are two possible outcomes depending on whether the AIC\_IVR has been read.

1. If the NIRQ line has been asserted but the AIC\_IVR has not been read, then the processor will read the new higher priority interrupt handler number in the AIC\_IVR register and the current interrupt level is updated.
2. If the processor has already read the AIC\_IVR, then the NIRQ line is reasserted. When the processor has authorized nested interrupts to occur and reads the AIC\_IVR again, it reads the new, higher priority interrupt handler address. At the same time the current priority value is pushed onto a first-in last-out stack and the current priority is updated to the higher priority.

When the End of Interrupt Command Register (AIC\_EOICR) is written, the current interrupt level is updated with the current interrupt level from the stack (if any). Hence, at the end of a higher priority interrupt, the AIC returns to the previous state corresponding to the preceding lower priority interrupt which had been interrupted.

## Interrupt Handling

The interrupt handler must read the AIC\_IVR as soon as possible. This deasserts the NIRQ request to the processor and clears the interrupt in case it is programmed to be edge-triggered. This permits the AIC to assert the NIRQ line again when a higher priority unmasked interrupt occurs.

At the end of the interrupt service routine, the End of Interrupt Command Register (AIC\_EOICR) must be written. This allows pending interrupts to be serviced.

## Interrupt Masking

Each interrupt source, including FIQ, can be enabled or disabled using the command registers AIC\_IECR and AIC\_IDCR. The interrupt mask can be read in the read only register AIC\_IMR. A disabled interrupt does not affect the servicing of other interrupts.

## Interrupt Clearing and Setting

All interrupt sources which are programmed to be edge-triggered (including FIQ) can be individually set or cleared by respectively writing to the registers AIC\_ISCR and AIC\_ICCR. This function of the interrupt controller is available for auto-test or software debug purposes.

## Standard Interrupt Sequence

It is assumed that:

- The advanced interrupt controller has been programmed, AIC\_SVR registers are loaded with corresponding interrupt service routine addresses and interrupts are enabled.

When NIRQ is asserted and if the bit I of CPSR is 0, the sequence is as follows:

1. The CPSR is stored in SPSR\_irq, the current value of the Program Counter is loaded in the IRQ link register (R14\_IRQ) and the Program Counter (R15) is loaded with 0x18. In the following cycle during fetch at address 0x1C, the ARM core adjusts R14\_IRQ, decrementing it by 4.
2. The ARM core enters IRQ mode if it is not already.
3. When the instruction at 0x18 is executed, the Program Counter is loaded with the value read in the AIC\_IVR. Reading the AIC\_IVR has the following effects:

Sets the current interrupt to be the pending one with the highest priority. The current level is the priority level of the current interrupt.

De-asserts the nIRQ line on the processor (even if vectoring is not used, AIC\_IVR must be read in order to de-assert nIRQ).

Automatically clears the interrupt if it has been programmed to be edge-triggered.

Pushes the current level on to the stack.

Returns the AIC\_SVR corresponding to the current interrupt.

4. The previous step establishes a connection to the corresponding ISR. This begins by saving the link register (R14\_IRQ) and the SPSR (SPSR\_IRQ). Note that the link register must be decremented by 4 when it is saved if it is to be restored directly into the Program Counter at the end of the interrupt.
5. Further interrupts can then be unmasked by clearing the I bit in the CPSR, allowing re-assertion of the NIRQ to be taken into account by the core. This can occur if an interrupt with a higher priority than the current one occurs.
6. The interrupt handler then proceeds as required, saving the registers which are used and restoring them at the end. During this phase, an interrupt of priority higher than the current level will restart the sequence from step 1. Note that if the interrupt is programmed to be level-sensitive, the source of the interrupt must be cleared during this phase.
7. The I bit in the CPSR must be set in order to mask interrupts before exiting to ensure that the interrupt is completed in an orderly manner.
8. The service routine should then connect to the common exit routine.
9. The End Of Interrupt Command Register (AIC\_EOICR) must be written in order to indicate to the AIC that the current interrupt is finished. This causes the current level to be popped from the stack, restoring the previous current level if one exists. If another interrupt with lower or equal priority than the old current level is pending, the nIRQ line is re-asserted but the interrupt sequence does not immediately start because the I bit is set in the core.
10. The SPSR (SPSR\_IRQ) is restored. Finally, the saved value of the Link Register is restored directly into the PC. This has the effect of returning from the interrupt to the step previously executed, of loading the CPSR with the stored SPSR and of masking or unmasking the interrupts depending on the state saved in the SPSR (the previous state of the ARM core).

Note: The I bit in the SPSR is significant. If it is set, it indicates that the ARM core was just about to mask IRQ interrupts when the mask instruction was interrupted. Hence, when the SPSR is restored, the mask instruction is completed (IRQ is masked).

## Fast Interrupt

The external FIQ line is the only source which can raise a fast interrupt request to the processor. Therefore it has no priority controller. It can be programmed to be positive- or

negative-edge triggered or high- or low-level sensitive in the AIC\_SMR0 register.

The fast interrupt handler address can be stored in the AIC\_SVR0 register. The value written into this register is available by reading the AIC\_FVR register when an FIQ interrupt is raised. By storing the following instruction at address 0x0000001C, the processor will load the program counter with the interrupt handler address stored in the AIC\_FVR register.

```
LDR PC, [PC, #-&F20]
```

Alternatively, the interrupt handler can be stored starting from address 0x0000001C as described in the ARM7TDMI datasheet.

## Fast Interrupt Sequence

It is assumed that:

- The advanced interrupt controller has been programmed, AIC\_SVR[0] is loaded with the fast interrupt service routine address and the fast interrupt is enabled.
- Nested fast interrupts are not needed by the user.

When NFIQ is asserted, if the bit F of CPSR is 0, the sequence is:

1. The CPSR is stored in SPSR\_fiq, the current value of the Program Counter is loaded in the FIQ link register (R14\_FIQ) and the Program Counter (R15) is loaded with 0x1C. In the following cycle, during fetch at address 0x20, the ARM core adjusts R14\_FIQ, decrementing it by 4.
2. The ARM core enters FIQ mode.
3. When the instruction loaded at address 0x1C is executed, the Program Counter is loaded with the value read in AIC\_FVR. Reading the AIC\_FVR has the effect of clearing the fast interrupt (source 0 connected to the FIQ line) if it has been programmed to be edge-triggered. In this case only, it de-asserts the nFIQ line on the processor.
4. The previous step establishes a connection to the corresponding interrupt service routine. It is not necessary to save the Link Register (R14\_FIQ) and the SPSR (SPSR\_FIQ) if nested fast interrupts are not needed.
5. The interrupt handler can then proceed as required. It is not necessary to save registers R8 to R13 because FIQ mode has its own dedicated registers and the user R8 to R13 are banked. The other registers, R0 to R7, must be saved before being used and restored at the end (before the next step). Note that if the fast interrupt is programmed to be level-sensitive, the source of the interrupt must be

cleared during this phase in order to de-assert the NFIQ line.

6. Finally, the Link Register (R14\_FIQ) is restored into the PC after decrementing it by 4 (e.g., with instruction SUB PC, LR, #4). This has the effect of returning from the interrupt to the step previously executed, of loading the CPSR with the SPSR and of masking or unmasking the fast interrupt depending on the state saved in the SPSR.

Note: The F bit in the SPSR is significant. If it is set, it indicates that the ARM core was just about to mask FIQ interrupts when the mask instruction was interrupted. Hence, when the SPSR is restored, the interrupted instruction is completed (FIQ is masked).

### Software Interrupt

Any interrupt source of the AIC can be a software interrupt. It must be programmed to be edge-triggered in order to set or clear it by writing to the AIC\_ISCR and AIC\_ICCR. This is totally independent of the SWI instruction of the ARM7TDMI processor.

### Spurious Interrupt

A spurious interrupt is a signal of very short duration on one of the interrupt input lines. A spurious interrupt also arises when an interrupt is triggered and masked in the same cycle.

### Spurious Interrupt Sequence

A spurious interrupt is handled by the following sequence of actions.

1. When an interrupt is active, the AIC asserts the nIRQ (or nFIQ) line and the ARM7TDMI enters IRQ (or FIQ) mode. At this moment, if the interrupt source disappears, the nIRQ (or nFIQ) line is de-asserted but the ARM7TDMI continues with the interrupt handler.
2. If the IRQ Vector Register (AIC\_IVR) is read when the nIRQ is not asserted, the AIC\_IVR is read with the contents of the Spurious Interrupt Vector Register.
3. If the FIQ Vector Register (AIC\_FVR) is read when the nFIQ is not asserted, the AIC\_FVR is read with the contents of the Spurious Interrupt Vector Register.
4. The Spurious ISR must write an End of Interrupt command as a minimum, however, it is sufficient to write to the End of Interrupt Command Register (AIC\_EOICR). Until the AIC\_EOICR write is received by the interrupt controller, the nIRQ (or nFIQ) line is not re-asserted.
5. This causes the ARM7TDMI to jump into the Spurious Interrupt Routine.
6. During a spurious ISR, the AIC\_ISR reads 0.

## AIC User Interface

Base Address: 0xFF030000

**Table 18.** AIC Memory Map

Offset	Register Name	Register	Access	Reset State
0x000	AIC_SMR0	Source Mode Register 0	Read/write	0
0x004	AIC_SMR1	Source Mode Register 1	Read/write	0
–	–	–	–	–
0x07C	AIC_SMR31	Source Mode Register 31	Read/write	0
0x080	AIC_SVR0	Source Vector Register 0	Read/write	0
0x084	AIC_SVR1	Source Vector Register 1	Read/write	0
–	–	–	–	–
0xFC0	AIC_SVR31	Source Vector Register 31	Read/write	0
0x100	AIC_IVR	IRQ Vector Register	Read-only	0
0x104	AIC_FVR	FIQ Vector Register	Read-only	0
0x108	AIC_ISR	Interrupt Status Register	Read-only	0
0x10C	AIC_IPR	Interrupt Pending Register	Read-only	See Note 1
0x110	AIC_IMR	Interrupt Mask Register	Read-only	0
0x114	AIC_CISR	Core Interrupt Status Register	Read-only	0
0x118	–	Reserved	–	–
0x11C	–	Reserved	–	–
0x120	AIC_IECR	Interrupt Enable Command Register	Write-only	–
0x124	AIC_IDCR	Interrupt Disable Command Register	Write-only	–
0x128	AIC_ICCR	Interrupt Clear Command Register	Write-only	–
0x12C	AIC_ISCR	Interrupt Set Command Register	Write-only	–
0x130	AIC_EOICR	End-of-interrupt Command Register	Write-only	–
0x134	AIC_SPU	Spurious Interrupt Vector Register	Read/write	0

Note: 1. The reset value of this register depends on the level of the external IRQ lines. All other sources are cleared at reset.

## AIC Source Mode Register

Register Name: AIC\_SMR0...AIC\_SMR31

Access Type: Read/write

Reset Value: 0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	SRCTYPE		–	–	PRIOR		

- PRIOR: Priority Level**

Programs the priority level for all sources except source 0 (FIQ).

The priority level can be between 0 (lowest) and 7 (highest).

The priority level is not used for the FIQ in the SMR0.



- **SRCTYPE: Interrupt Source Type**

Programs the input to be positive- or negative-edge triggered or positive- or negative-level sensitive.

The active level or edge is not programmable for the internal sources.

SRCTYPE		Internal Sources	External Sources
0	0	Level-sensitive	Low-level sensitive
0	1	Edge-triggered	Negative-edge triggered
1	0	Level-sensitive	High-level sensitive
1	1	Edge-triggered	Positive-edge triggered

### AIC Source Vector Registers

**Register Name:** AIC\_SVR0...AIC\_SVR31

**Access Type:**Read/write

**Reset Value:** 0

31	30	29	28	27	26	25	24	Vector			
23	22	21	20	19	18	17	16	Vector			
15	14	13	12	11	10	9	8	Vector			
7	6	5	4	3	2	1	0	Vector			

- **Vector**

In these registers, the user may store the addresses of the corresponding handler for each interrupt source.

### AIC Interrupt Vector Registers

**Register Name:** AIC\_IVR

**Access Type:**Read-only

**Reset Value:** 0

31	30	29	28	27	26	25	24	IRQV			
23	22	21	20	19	18	17	16	IRQV			
15	14	13	12	11	10	9	8	IRQV			
7	6	5	4	3	2	1	0	IRQV			

- **IRQV**

The IRQ Vector Register contains the vector programmed by the user in the Source Vector Register corresponding to the current interrupt. The SVR Register (1 to 31) is indexed by the current interrupt number when the IVR register is read. When there is no interrupt, the IRQ register reads 0.



**AIC FIQ Vector Register**

**Register Name:** AIC\_FVR

**Access Type:**Read-only

**Reset Value:** 0

31	30	29	28	27	26	25	24
FIQV							
23	22	21	20	19	18	17	16
FIQV							
15	14	13	12	11	10	9	8
FIQV							
7	6	5	4	3	2	1	0
FIQV							

• **FIQ**

The vector register contains the vector programmed by the user in SVR Register 0 which corresponds to FIQ.

**AIC Interrupt Status Register**

**Register Name:** AIC\_ISR

**Access Type:**Read-only

**Reset Value:** 0

31	30	29	28	27	26	25	24	
-	-	-	-	-	-	-	-	
23	22	21	20	19	18	17	16	
-	-	-	-	-	-	-	-	
15	14	13	12	11	10	9	8	
-	-	-	-	-	-	-	-	
7	6	5	4	3	2	1	0	
-	-	-	IRQID					-

• **IRQID**

The interrupt status register returns the current interrupt source register.



## AIC Interrupt Pending Register

Register Name: AIC\_IPR

Access Type: Read-only

Reset Value: Undefined

31	30	29	28	27	26	25	24
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
PIOB	USARTB	MACB	OAKA	IRQ1 <sup>(1)</sup>	INT0	SPI	MACA
7	6	5	4	3	2	1	0
PIOA	TC2	TC1	TC0	USARTA	SWI	WDT	FIQ

Note: 1. IRQ1 is available only in 256-lead PQFP package.

- **Interrupt Pending**

0 = Corresponding interrupt is inactive

1 = Corresponding interrupt is pending

## AIC Interrupt Mask Register

Register Name: AIC\_IMR

Access Type: Read-only

Reset Value: 0

31	30	29	28	27	26	25	24
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
PIOB	USARTB	MACB	OAKA	IRQ1 <sup>(1)</sup>	INT0	SPI	MACA
7	6	5	4	3	2	1	0
PIOA	TC2	TC1	TC0	USARTA	SWI	WDT	FIQ

Note: 1. IRQ1 is available only in 256-lead PQFP package.

- **Interrupt Pending**

0 = Corresponding interrupt is inactive

1 = Corresponding interrupt is pending

**AIC Core Interrupt Status Register**

Register Name: AIC\_CISR

Access Type:Read-only

Reset Value:0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	NIRQ	NFIQ

- **NFIQ: NFIQ Status**  
 0 = NFIQ line inactive.  
 1 = NFIQ line active.
- **NIRQ: NIRQ Status**  
 0 = NIRQ line inactive.  
 1 = NIRQ line active.

**AIC Interrupt Enable Command Register**

Register Name: AIC\_IECR

Access Type:Write-only

Reset Value:Undefined

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	NIRQ	NFIQ

- **NFIQ: NFIQ Status**  
 0 = NFIQ line inactive.  
 1 = NFIQ line active.
- **NIRQ: NIRQ Status**  
 0 = NIRQ line inactive.  
 1 = NIRQ line active.

## AIC Interrupt Disable Command Register

Register Name: AIC\_IDCR

Access Type: Write-only

Reset Value: Undefined

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	NIRQ	NFIQ

- **NFIQ: NFIQ Status**

0 = NFIQ line inactive.

1 = NFIQ line active.

- **NIRQ: NIRQ Status**

0 = NIRQ line inactive.

1 = NIRQ line active.

## AIC Interrupt Clear Command Register

Register Name: AIC\_ICCR

Access Type: Write-only

Reset Value: Undefined

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	–	–	NIRQ	NFIQ

- **NFIQ: NFIQ Status**

0 = NFIQ line inactive.

1 = NFIQ line active.

- **NIRQ: NIRQ Status**

0 = NIRQ line inactive.

1 = NIRQ line active.

**AIC Interrupt Set Command Register**

**Register Name:** AIC\_ISCR

**Access Type:** Write only

**Reset Value:** Undefined

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	NIRQ	NFIQ

- **NFIQ: NFIQ Status**  
 0 = NFIQ line inactive.  
 1 = NFIQ line active.
- **NIRQ: NIRQ Status**  
 0 = NIRQ line inactive.  
 1 = NIRQ line active.

**AIC End of Interrupt Command Register**

**Register Name:** AIC\_EOICR

**Access Type:** Write-only

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

The End of Interrupt Command Register is used by the interrupt routine to indicate that the interrupt treatment is complete. Any value can be written because it is only necessary to make a write to this register location to signal the end of interrupt treatment.

## AIC Spurious Interrupt Vector Register

**Register Name:** AIC\_SPU

**Access Type:**Read/write

**Reset Value:** 0

31	30	29	28	27	26	25	24
SIQV							
23	22	21	20	19	18	17	16
SIQV							
15	14	13	12	11	10	9	8
SIQV							
7	6	5	4	3	2	1	0
SIQV							

- **SIQV**

This register contains the 32-bit address of an interrupt routine which is used to treat cases of spurious interrupts.

The programmed address is read in the AIC\_IVR if it is read when the nIRQ line is not asserted.

The programmed address is read in the AIC\_FVR if it read when the nFIQ line is not asserted.

## PIO: Programmable I/O Controller

The AT75C220 integrates 24 programmable I/O pins (PIO). Each pin can be programmed as an input or an output. Each pin can also generate an interrupt. The programmable I/O is implemented as two blocks, called PIO A and PIO B, 14 and 10 pins each, respectively.

These pins are used for several functions:

- external I/O for internal peripherals
- keypad controller function
- general-purpose I/O
- visibility in test/debug mode, e.g., multiplex CBUS for the Oak

The keypad controller is implemented by using up to ten PIO B pins as row drivers and column sensors for an off-chip switch matrix. This block is identical to the PIOA except that only 14 pins are controlled.

The PIO B register map defines an set of registers identical to the PIO A register map.

Every PIO B register allocates the same bit position to the corresponding PIO B pin. These registers are otherwise identical to the PIO A registers.

Multiplexed I/O Lines

### Output Selection

The user can enable each individual I/O signal as an output with the registers PIO\_OER and PIO\_ODR. The output status of the I/O signals can be read in the register PIO\_OSR. The direction defined has an effect only if the pin is configured to be controlled by the PIO controller.

### I/O Levels

Each pin can be configured to be driven high or low. The level is defined in four different ways, according to the following conditions:

If a pin is controlled by the PIO controller and is defined as an output (see “Output Selection”), the level is programmed using the registers PIO\_SODR and PIO\_CODR. In this case, the programmed value can be read in the register PIO\_ODSR.

If a pin is controlled by the PIO controller and is not defined as an output, the level is determined by the external circuit.

If a pin is not controlled by the PIO controller, the state of the pin is defined by the peripheral (see peripheral datasheets).

In all cases, the level on the pin can be read in the register PIO\_PDSR.

### Interrupts


Each parallel I/O can be programmed to generate an interrupt when a level change occurs. This is controlled by the PIO\_IER and PIO\_IDR registers which enable/disable the I/O interrupt by setting/clearing the corresponding bit in the PIO\_IMR. When a change in level occurs, the corresponding bit in the PIO\_ISR is set depending on whether the pin is used as a PIO or a peripheral, and whether it is defined as input or output. If the corresponding interrupt in PIO\_IMR is enabled, the PIO interrupt is asserted.

When PIO\_ISR is read, the register is automatically cleared.

### User Interface

Each individual I/O is associated with a bit position in the parallel I/O user interface registers. Each of these registers is 32 bits wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read as zero.

**Figure 14.** Parallel I/O Multiplexed with a Bid-directional Signal





**Table 19.** PIO Controller A Connection Table

Pin Name	Signal Name	Signal Description	Type	Pin Number
PA0	OAKAIN0	OakDSPCore User Input 0	Input	182
PA1	OAKAIN1	OakDSPCore User Input 1	Input	181
PA2	OAKAOUT0	OakDSPCore User Output 0	Output	180
PA3	OAKAOUT1	OakDSPCore User Output 1	Output	179
PA4				178
PA5				177
PA6				174
PA7				173
PA8	TCLK0	Timer 0 Clock Signal	Input	172
PA9	TIOA0	Timer 0 Signal A	I/O	171
PA10	TIOB0	Timer 0 Signal B	I/O	170
PA11	SCKA	USART A Serial Clock	I/O	169
PA12	NPCS1	Optional SPI Chip Select 1	Output	166
PA19	ACLK	ARM System Clock	I/O	163

**Table 20.** PIO Controller B Connection Table

Pin Name	Signal Name	Signal Description	Type	Pin Number
PB0	TCLK1	Timer 1 Clock Signal	Input	194
PB1	TIOA1	Timer 1 Signal A	I/O	195
PB2	TIOB1	Timer 1 Signal B	I/O	196
PB3	NCTSA	USART A Modem Control <sup>(1)</sup>	Input	197
PB4	No attached peripheral			198
PB5	NR1A	USART A Ring Indicator	Input	199
PB6	NWDOVF	WDT Overflow	Output	200
PB7	NCE1	Chip Select 1	Output	201
PB8	NCE2	Chip Select 2	Output	202
PB9	No peripheral connected			203

Note: 1. Used if TST pin is active.

## PIO User Interface

PIO Controller A Base Address: 0xFF00C000

PIO Controller B Base Address: 0xFF010000

**Table 21.** PIO Controller Memory Map

Offset	Register Name	Description	Access	Reset Value
0x00	PIO_PER	PIO Enable Register	Write-only	–
0x04	PIO_PDR	PIO Disable Register	Write-only	–
0x08	PIO_PSR	PIO Status Register	Read-only	–
0x0C	–	Reserved	–	–
0x10	PIO_OER	Output Enable Register	Write-only	–
0x14	PIO_ODR	Output Disable Register	Write-only	–
0x18	PIO_OSR	Output Status Register	Read-only	0x0
0x1C	–	Reserved	–	–
0x20	–	Reserved	–	–
0x24	–	Reserved	–	–
0x28	–	Reserved	–	0x0
0x2C	–	Reserved	–	–
0x30	PIO_SODR	Set Output Data Register	Write-only	–
0x34	PIO_CODR	Clear Output Data Register	Write-only	–
0x38	PIO_ODSR	Output Data Status Register	Read-only	0x0
0x3C	PIO_PDSR	Pin Data Status Register	Read-only	See Note 1
0x40	PIO_IER	Interrupt Enable Register	Write-only	–
0x44	PIO_IDR	Interrupt Disable Register	Write-only	–
0x48	PIO_IMR	Interrupt Mask Register	Read-only	–
0x4C	PIO_ISR	Interrupt Status Register	Read-only	See Note 2

- Notes:
1. The reset value of this register depends on the level of the external pins at reset.
  2. This register is cleared at reset. However, the first read of the register can give a value not equal to zero if any changes have occurred on any pins between the reset and the read.

## PIO Enable Register

**Register Name:**PIO\_PER

**Access Type:**Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to enable individual pins to be controlled by the PIO controller instead of the associated peripheral. When the PIO is enabled, the associated peripheral (if any) is held at logic zero.

1 = Enables the PIO to control the corresponding pin (disables peripheral control of the pin).

0 = No effect.

## PIO Disable Register

**Register Name:** PIO\_PDR

**Access Type:**Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to disable PIO control of individual pins. When the PIO control is disabled, the normal peripheral function is enabled on the corresponding pin.

1 = Disables PIO control (enables peripheral control) on the corresponding pin.

0 = No effect.



## PIO Status Register

Register Name:PIO\_PSR

Access Type:Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register indicates which pins are enabled for PIO control. This register is updated when PIO lines are enabled or disabled.

1 = PIO is active on the corresponding line (peripheral is inactive).

0 = PIO is inactive on the corresponding line (peripheral is active).

## PIO Output Enable Register

Register Name:PIO\_OER

Access Type:Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to enable PIO output drivers. If the pin is driven by a peripheral, there is no effect on the pin but the information is stored. The register is programmed as follows:

1 = Enables the PIO output on the corresponding pin.

0 = No effect.

## PIO Output Disable Register

**Register Name:**PIO\_ODR

**Access Type:**Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to disable PIO output drivers. If the pin is driven by the peripheral, there is no effect on the pin, but the information is stored. The register is programmed as follows:

1 = Disables the PIO output on the corresponding pin.

0 = No effect.

## PIO Output Status Register

**Register Name:**PIO\_OSR

**Access Type:**Read-only

**Reset Value:**0

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register shows the PIO pin control (output enable) status which is programmed in PIO\_OER and PIO ODR. The defined value is effective only if the pin is controlled by the PIO. The register reads as follows:

1 = The corresponding PIO is output on this line.

0 = The corresponding PIO is input on this line.



## PIO Set Output Data Register

Register Name:PIO\_SODR

Access Type:Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to set PIO output data. It affects the pin only if the corresponding PIO output line is enabled and if the pin is controlled by the PIO. Otherwise, the information is stored.

1 = PIO output data on the corresponding pin is set.

0 = No effect.

## PIO Clear Output Data Register

Register Name:PIO\_CODR

Access Type:Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to clear PIO output data. It affects the pin only if the corresponding PIO output line is enabled and if the pin is controlled by the PIO. Otherwise, the information is stored.

1 = PIO output data on the corresponding pin is cleared.

0 = No effect.

## PIO Output Data Status Register

**Register Name:**PIO\_ODSR

**Access Type:**Read-only

**Reset Value:**0

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register shows the output data status which is programmed in PIO\_SODR or PIO\_CODR. The defined value is effective only if the pin is controlled by the PIO Controller and only if the pin is defined as an output.

1 = The output data for the corresponding line is programmed to 1.

0 = The output data for the corresponding line is programmed to 0.

## PIO Pin Data Status Register

**Register Name:**PIO\_PDSR

**Access Type:**Read-only

**Reset Value:**Undefined

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register shows the state of the physical pin of the chip. The pin values are always valid, regardless of whether the pins are enabled as PIO, peripheral, input or output. The register reads as follows:

1 = The corresponding pin is at logic 1.

0 = The corresponding pin is at logic 0.

## PIO Interrupt Enable Register

**Register Name:**PIO\_IER

**Access Type:**Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to enable PIO interrupts on the corresponding pin. It has an effect whether PIO is enabled or not.

1 = Enables an interrupt when a change of logic level is detected on the corresponding pin.

0 = No effect.

## PIO Interrupt Disable Register

**Register Name:**PIO\_IDR

**Access Type:**Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register is used to disable PIO interrupts on the corresponding pin. It has an effect whether the PIO is enabled or not.

1 = Disables the interrupt on the corresponding pin. Logic level changes are still detected.

0 = No effect.



## PIO Interrupt Mask Register

**Register Name:**PIO\_IMR

**Access Type:**Read-only

**Reset Value:**0

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register shows which pins have interrupts enabled. It is updated when interrupts are enabled or disabled by writing to PIO\_IER or PIO\_IDR.

1 = Interrupt is enabled on the corresponding pin.

0 = Interrupt is not enabled on the corresponding pin.

## PIO Interrupt Status Register

**Register Name:**PIO\_ISR

**Access Type:**Read-only

**Reset Value:**0

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register indicates for each pin when a logic value change has been detected (rising or falling edge). This is valid whether the PIO is selected for the pin or not and whether the pin is an input or an output.

The register is reset to zero following a read and at reset.

1 = At least one input change has been detected on the corresponding pin since the register was last read.

0 = No input change has been detected on the corresponding pin since the register was last read.

## USART: Universal Synchronous/Asynchronous Receiver/Transmitter


The AT75C220 provides two identical full-duplex, universal synchronous/asynchronous receiver/transmitters as USART A and USART B. These peripherals sit on the APB bus but are also connected to the ASB bus (and hence external memory) via a dedicated DMA.

The main features are:

- Programmable baud rate generator
- Parity, framing and overrun error detection

- Line break generation and detection
- Automatic echo, local loopback and remote loopback channel modes
- Multi-drop mode: address detection and generation
- Interrupt generation
- Two dedicated peripheral data controller channels
- 6-, 7- and 8-bit character length
- Modem control signals

Figure 15. USART Block Diagram



### Pin Description

Each USART channel has external signals as defined in Table 22.

Table 22. USART External Signals

Signal Name	Description	Type
SCK	USART Serial Clock. Can be configured as input or output. See US_MR	I/O
TXD	Transmit Serial Data	Output
RXD	Receive Serial Data	Input

**Table 22.** USART External Signals

Signal Name	Description	Type
NRTS	Request to Send	Output
NCTS	Clear to Send	Input
NDTR	Data Terminal Ready	Output
NDSR	Data Set Ready	Input
NDCD	Data Carrier Detect	Input
NRI	Ring Indicator	Input

Note: After a hardware reset, the USART SC and modem pins are not enabled by default (see “PIO: Programmable I/O Controller” on page 63).

## Baud Rate Generator

The baud rate generator provides the bit period clock (the baud rate clock) to both the receiver and the transmitter.

The baud rate generator can select between external and internal clock sources. The external clock source is SCK. The internal clock sources can be either the master clock ACLK or the master clock divided by 8 (ACLK/8).

Note: In all cases, if an external clock is used, the duration of each of its levels must be longer than the system clock (ACLK) period. The external clock frequency must be at least 2.5 times lower than the system clock.

When the USART is programmed to operate in asynchronous mode (SYNC = 0 in the Mode Register US\_MR), the selected clock is divided by 16 times the value (CD) written in US\_BRGR (Baud Rate Generator Register). If US\_BRGR is set to 0, the baud rate clock is disabled.

$$\text{Baud Rate} = \frac{\text{Selected Clock}}{16 \times \text{CD}}$$

When the USART is programmed to operate in synchronous mode (SYNC = 1) and the selected clock is internal (USCLKS[1] = 0 in the Mode Register US\_MR), the baud rate clock is the internal selected clock divided by the value written in US\_BRGR. If US\_BRGR is set to 0, the baud rate clock is disabled.

$$\text{Baud Rate} = \frac{\text{Selected Clock}}{\text{CD}}$$

In synchronous mode with external clock selected (USCLKS[1] = 1), the clock is provided directly by the signal on the SCK pin. No division is active. The value written in US\_BRGR has no effect.

**Table 23.** Clock Generator Table


Required Baud Rate (bps)	CD = $24 \times 10^6 / 16 \times \text{baud rate}$	Actual CD	Actual Baud Rate (bps)	Error (bps)	% Error
9600	156.25	156	9615.4	15.4	0.16
19200	78.125	78	19230.8	30.8	0.16

**Table 23.** Clock Generator Table

Required Baud Rate (bps)	$CD = 24 \times 10^6 / 16 \times \text{baud rate}$	Actual CD	Actual Baud Rate (bps)	Error (bps)	% Error
38400	39.06	39	38461.5	61.5	0.16
57600	26.04	26	57692.3	92.3	0.16
115200	13.02	13	115384.6	184.6	0.16

Notes: 1. CD = clock driver  
 2. For information on obtaining exact baud rates using the value of CD given above, the selected clock frequency must be 23,961,600 Hz (23.9616 MHz).

**Figure 16.** Baud Rate Generator



## Receiver

### Asynchronous Receiver

The USART is configured for asynchronous operation when SYNC = 0 (bit 7 of US\_MR). In asynchronous mode, the USART detects the start of a received character by sampling the RXD signal until it detects a valid start bit. A low level (space) on RXD is interpreted as a valid start bit if it is detected for more than seven cycles of the sampling clock, which is 16 times the baud rate. Hence, a space which is longer than 7/16 of the bit period is detected as a valid start bit. A space which is 7/16 of a bit period or

shorter is ignored and the receiver continues to wait for a valid start bit.

When a valid start bit has been detected, the receiver samples the RXD at the theoretical mid-point of each bit. It is assumed that each bit lasts 16 cycles of the sampling clock (1-bit period) so the sampling point is eight cycles (0.5-bit periods) after the start of the bit. The first sampling point is therefore 24 cycles (1.5-bit periods) after the falling edge of the start bit was detected. Each subsequent bit is sampled 16 cycles (1-bit period) after the previous one.

Figure 17. Asynchronous Mode: Start Bit Detection





Figure 18. Asynchronous Mode: Character Reception

Example: 8-bit, parity enabled 1 stop



### Synchronous Receiver

When configured for synchronous operation (SYNC = 1), the receiver samples the RXD signal on each rising edge of the baud rate clock. If a low level is detected, it is considered as a start. Data bits, parity bit and stop bit are sampled and the receiver waits for the next start bit. See the example in Figure 19.

### Receiver Ready

When a complete character is received, it is transferred to the US\_RHR and the RXRDY status bit in US\_CSR is set. If US\_RHR has not been read since the last transfer, the OVRE status bit in US\_CSR is set.

### Parity Error

Each time a character is received, the receiver calculates the parity of the received data bits in accordance with the field PAR in US\_MR. It then compares the result with the received parity bit. If different, the parity error bit PARE in US\_CSR is set.

### Framing Error

If a character is received with a stop bit at low level and with at least one data bit at high level, a framing error is generated. This sets FRAME in US\_CSR.

### Time-out

This function allows an idle condition on the RXD line to be detected. The maximum delay for which the USART should wait for a new character to arrive while the RXD line is inactive (high level) is programmed in US\_RTOR. When this register is set to 0, no time-out is detected. Otherwise, the receiver waits for a first character and then initializes a counter which is decremented at each bit period and reloaded at each byte reception. When the counter reaches


0, the TIMEOUT bit in US\_CSR is set. The user can restart the wait for a first character with the STTTO (Start Time-out) bit in US\_CR.

Calculation of time-out duration:

$$\text{Duration} = \text{Value} \times 4 \times \text{Bit Period}$$

**Figure 19.** Synchronous Mode: Character Transmission

Example: 8-bit, parity enabled 1 stop



### Transmitter

The transmitter has the same behavior in both synchronous and asynchronous operating modes. Start bit, data bits, parity bit and stop bits are serially shifted, lowest significant bit first, on the falling edge of the serial clock. See the example in Figure 20.

The number of data bits is selected in the CHRL field in US\_MR.

The parity bit is set according to the PAR field in US\_MR.

The number of stop bits is selected in the NBSTOP field in US\_MR.

When a character is written to US\_THR, it is transferred to the Shift Register as soon as it is empty. When the transfer occurs, the TXRDY bit in US\_CSR is set until a new character is written to US\_THR. If the Transmit Shift Register and US\_THR are both empty, the TXEMPTY bit in US\_CSR is set.

### Time-guard

The time-guard function allows the transmitter to insert an idle state on the TXD line between two characters. The duration of the idle state is programmed in US\_TTGR.

When this register is set to zero, no time-guard is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted byte during the number of bit periods programmed in US\_TTGR.


$$\text{Idle state duration between two characters} = \frac{\text{Time-guard value}}{\text{value}} \times \text{Bit period}$$

### Multi-drop Mode

When the field PAR in US\_MR equals 11X (binary value), the USART is configured to run in multi-drop mode. In this case, the parity error bit PARE in US\_CSR is set when data is detected with a parity bit set to identify an address byte. PARE is cleared with the Reset Status Bits Command (RSTSTA) in US\_CR. If the parity bit is detected low, identifying a data byte, PARE is not set.

The transmitter sends an address byte (parity bit set) when a Send Address Command (SENDA) is written to US\_CR. In this case, the next byte written to US\_THR will be transmitted as an address. After this, any byte transmitted will have the parity bit cleared.

**Figure 20.** Synchronous and Asynchronous Mode: Character Transmission



## Break

A break condition is a low signal level which has a duration of at least one character, including start/stop bits and parity.

### Transmit Break

The transmitter generates a break condition on the TXD line when STTBRK is set in US\_CR. In this case, the character present in the Transmit Shift Register is completed before the line is held low.

To cancel a break condition on the TXD line, the STPBRK command in US\_CR must be set. The USART completes a minimum break duration of one character length. The TXD line then returns to high level (idle state) for at least 12 bit periods to ensure that the end of break is correctly detected. Then the transmitter resumes normal operation.

The break is managed like a character:

- The STTBRK and the STPBRK commands are performed only if the transmitter is ready (bit TXRDY = 1 in US\_CSR).
- The STTBRK command blocks the transmitter holding register (bit TXRDY is cleared in US\_CSR) until the break has started.
- A break is started when the Shift Register is empty (any previous character is fully transmitted). US\_CSR.TXEMPTY is cleared. The break blocks the transmitter shift register until it is completed (high level for at least 12 bit periods after the STPBRK command is requested).

In order to avoid unpredictable states:

- STTBRK and STPBRK commands must not be requested at the same time.
- Once an STTBRK command is requested, further STTBRK commands are ignored until the break is ended (high level for at least 12 bit periods).
- All STPBRK commands requested without a previous STTBRK command are ignored.
- A byte written into the Transmit Holding Register while a break is pending but not started (bit TXRDY = 0 in US\_CSR) is ignored.

- It is *not permitted* to write new data in the Transmit Holding Register while a break is in progress (STPBRK has not been requested), even though TXRDY = 1 in US\_CSR.

- A new STTBRK command *must not* be issued until an existing break has ended (TXEMPTY = 1 in US\_CSR).

The standard break transmission sequence is:

1. Wait for the transmitter ready (US\_CSR.TXRDY = 1).
2. Send the STTBRK command (write 0x0200 to US\_CR).
3. Wait for the transmitter ready (bit TXRDY = 1 in US\_CSR).
4. Send the STPBRK command (write 0x0400 to US\_CR).

The next byte can then be sent:

5. Wait for the transmitter ready (bit TXRDY = 1 in US\_CSR).
6. Send the next byte (write byte to US\_THR).

Each of these steps can be scheduled by using the interrupt if the bit TXRDY in US\_IMR is set.

For character transmission, the USART channel must be enabled before sending a break.

### Receive Break

The receiver detects a break condition when all data, parity and stop bits are low. When the low stop bit is detected, the receiver asserts the RXBRK bit in US\_CSR. An end-of-receive break is detected by a high level for at least 2/16 of a bit period in asynchronous operating mode or at least one sample in synchronous operating mode. RXBRK is also asserted when an end-of-break is detected.

Both the beginning and the end of a break can be detected by interrupt if the bit RXBRK in register US\_IMR is set.

## Interrupt Generation

Each status bit in US\_CSR has a corresponding bit in US\_IER and US\_IDR that controls the generation of interrupts by asserting the USART interrupt line connected to the AIC. US\_IMR indicates the status of the corresponding bits.

When a bit is set in US\_CSR and the same bit is set in US\_IMR, the interrupt line is asserted.

## Channel Modes


The USART can be programmed to operate in three different test modes using the field CHMODE in US\_MR.

Automatic echo mode allows bit-by-bit re-transmission. When a bit is received on the RXD line, it is sent to the TXD line. Programming the transmitter has no effect.

Local loopback mode allows the transmitted characters to be received. TXD and RXD pins are not used and the output of the transmitter is internally connected to the input of the receiver. The RXD pin level has no effect and the TXD pin is held high, as in idle state.

Remote loopback mode directly connects the RXD pin to the TXD pin. The transmitter and the receiver are disabled and have no effect. This mode allows bit-by-bit re-transmission.

Figure 21. Channel Modes





## Peripheral Data Controller

Each USART channel is closely connected to a corresponding peripheral data controller channel. One is dedicated to the receiver, the other is dedicated to the transmitter.

Note: The PDC is disabled if 9-bit character length is selected (MODE9 = 1) in US\_MR.

The PDC channel is programmed using US\_TPR and US\_TCR for the transmitter and US\_RPR and US\_RCR for the receiver. The status of the PDC is given in US\_CSR by the ENDTX bit for the transmitter and by the ENDRX bit for the receiver.

The pointer registers US\_TPR and US\_RPR are used to store the address of the transmit or receive buffers. The counter registers US\_TCR and US\_RCR are used to store the size of these buffers.

The receiver data transfer is triggered by the RXRDY bit and the transmitter data transfer is triggered by TXRDY. When a transfer is performed, the counter is decremented and the pointer is incremented. When the counter reaches 0, the status bit is set (ENDRX for the receiver, ENDTX for the transmitter in US\_CSR) and can be programmed to generate an interrupt. Transfers are then disabled until a new non-zero counter value is programmed.

## Modem Control and Status Signals

### NCTS: Clear to Send

When low, this indicates that the modem or data set is ready to exchange data. The NCTS signal is a modem status input whose conditions can be tested by the CPU reading bit 4 (CTS) of the Modem Status Register. Bit 4 is the complement of the NCTS signal. Bit 0 (DCTS) of the Modem Status Register indicates whether the NCTS input has changed state since the previous reading of the Modem Status Register. NCTS has no effect on the transmitter.

In FCM mode when the NCTS signal becomes inactive high, the transmission of the current character will be completed then transmission stops.

Note: Whenever the CTS bit of the Modem Status Register changes state, an interrupt is generated if the Modem Status Interrupt is enabled.

### NDCD: Data Carrier Detect

When low, this indicates that the data carrier has been detected by the modem or data set. The NDCD signal is a modem status input whose condition can be tested by the CPU reading bit 7 (DCD) of the Modem Status Register. Bit 7 is the complement of the NDCD signal. Bit 3 (DDCD) of the Modem Status Register indicates whether the NDCD

input pin has changed since the previous reading of the Modem Status Register. NDCD has no effect on the receiver.

Note: Whenever the DCD bit of the Modem Status Register changes state, an interrupt is generated if the Modem Status Interrupt is enabled.

### NDSR: Data Set Ready

When low, this informs the modem or data set the USART is ready to communicate. The NDSR signal is a modem status input whose condition can be tested by the CPU reading bit 5 (DSR) of the Modem Status Register. Bit 5 is the complement of the NDSR signal. Bit 1 (DDSR of the Modem Status Register) indicates whether the NDSR input has changed state since the previous reading of the Modem Status Register.

Note: Whenever the DSSR bit of the Modem Status Register changes state, an interrupt is generated if the Modem Status Interrupt is enabled.

### NDTR: Data Terminal Ready

When low, this informs the modem or data set that the USART is ready to communicate. The NDTR output signal can be set to active low by programming bit 0 (DTR) of the Modem Control Register to a high level. A master reset operation sets this signal to its inactive (high) state. Loop mode operation holds this signal in its inactive state.

### NRI: Ring Indicator

When low, this indicates that a telephone ringing signal has been received by the modem or data set. The NRI signal is a modem status input whose condition can be tested by the CPU reading bit 6 (RI) of the Modem Status Register. Bit 6 is the complement of the NRI signal. Bit 2 (TERI) of the Modem Status Register indicates whether the NRI input signal has changed from a low to a high state since the previous reading of the Modem Status Register.

Note: Whenever the RI bit of the Modem Status Register changes from a high to a low state, an interrupt is generated if the Modem Status Interrupt is enabled.

### NRTS: Request to Send

When low, this informs the modem or data set that the USART is ready to exchange data. The NRTS output signal can be set to an active low by programming bit 1 (RTS) of the Modem Control Register. A master reset operation sets this signal to its inactive (high) state. In FCM mode when the last stop bit of a character is transmitted and the Transmit Holding Register is empty, the hardware sets NRTS inactive high.

Note: Modem control pins must be left high when not used.

## USART User Interface

Base Address USART A: 0xFF018000

Base Address USART B: 0xFF01C000

Offset	Register Name	Description	Access	Reset Value
0x00	US_CR	Control Register	Write-only	–
0x04	US_MR	Mode Register	Read/write	0
0x08	US_IER	Interrupt Enable Register	Write-only	–
0x0C	US_IDR	Interrupt Disable Register	Write-only	–
0x10	US_IMR	Interrupt Mask Register	Read-only	0
0x14	US_CSR	Channel Status Register	Read-only	0x18 <sup>(1)</sup>
0x18	US_RHR	Receiver Holding Register	Read-only	0
0x1C	US_THR	Transmitter Holding Register	Write-only	–
0x20	US_BRGR	Baud Rate Generator Register	Read/write	0
0x24	US_RTOR	Receiver Time-out Register	Read/write	0
0x28	US_TTGR	Transmitter Time-guard Register	Read/write	0
0x2C	–	Reserved	–	–
0x30	US_RPR	Receive Pointer Register	Read/write	0
0x34	US_RCR	Receive Counter Register	Read/write	0
0x38	US_TPR	Transmit Pointer Register	Read/write	0
0x3C	US_TCR	Transmit Counter Register	Read/write	0
0x40	US_MC	Modem Control Register	Write-only	–
0x44	US_MS	Modem Status Register	Read-only	(See Note 2)

- Notes:
1. This is either 0x18 or 0x418 depending on the value of bootn and modem control inputs.
  2. This depends on the value of modem control input signals, as these are reflected in this register.

## USART Control Register

**Name:** US\_CR

**Access Type:** Write-only

**Reset Value:** Undefined

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	SEND A	STTTO	STPBRK	STTBRK	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	–	–

- **RSTRX: Reset Receiver**  
 0 = No effect.  
 1 = The receiver logic is reset.
- **RSTTX: Reset Transmitter**  
 0 = No effect.  
 1 = The transmitter logic is reset.
- **RXEN: Receiver Enable**  
 0 = No effect.  
 1 = The receiver is enabled if RXDIS is 0.
- **RXDIS: Receiver Disable**  
 0 = No effect.  
 1 = The receiver is disabled.
- **TXEN: Transmitter Enable**  
 0 = No effect.  
 1 = The transmitter is enabled if TXDIS is 0.
- **TXDIS: Transmitter Disable**  
 0 = No effect.  
 1 = The transmitter is disabled.
- **RSTSTA: Reset Status Bits**  
 0 = No effect.  
 1 = Resets the status bits PARE, FRAME, OVRE and RXBRK in the US\_CSR.
- **STTBRK: Start Break**  
 0 = No effect.  
 1 = If break is not being transmitted, starts transmission of a break after the characters present in US\_THR and the Transmit Shift Register have been transmitted.
- **STPBRK: Stop Break**  
 0 = No effect.  
 1 = If a break is being transmitted, stops transmission of the break after a minimum of one character length and transmits a high level during 12 bit periods.
- **STTTO: Start Time-out**  
 0 = No effect.  
 1 = Starts waiting for a character before clocking the time-out counter.
- **SEND A: Send Address**  
 0 = No effect.



1 = In multi-drop mode only, the next character written to the US\_THR is sent with the address bit set.

## USART Mode Register

Name: US\_MR

Access Type: Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	CLKO	MODE9	–
15	14	13	12	11	10	9	8
CHMODE		NBSTOP		PAR		SYNC	
7	6	5	4	3	2	1	0
CHRL		USCLKS		–	–	–	–

- USCLKS: Clock Selection (Baud Rate Generator Input Clock)**

USCLKS		Selected Clock
0	0	ACLK
0	1	ACLK/8
1	X	External (SCK)

- CHRL: Character Length**

Start, stop and parity bits are added to the character length.

CHRL		Character Length
0	0	Five bits
0	1	Six bits
1	0	Seven bits
1	1	Eight bits

- SYNC: Synchronous Mode Select**

0 = USART operates in asynchronous mode.

1 = USART operates in synchronous mode.

- PAR: Parity Type**

PAR			Parity Type
0	0	0	Even parity
0	0	1	Odd parity
0	1	0	Parity forced to 0 (space)
0	1	1	Parity forced to 1 (mark)
1	0	x	No parity
1	1	x	Multi-drop mode

- **NBSTOP: Number of Stop Bits**

The interpretation of the number of stop bits depends on SYNC.

NBSTOP		Asynchronous (SYNC = 0)	Synchronous (SYNC = 1)
0	0	1 stop bit	1 stop bit
0	1	1.5 stop bits	Reserved
1	0	2 stop bits	2 stop bits
1	1	Reserved	Reserved

- **CHMODE: Channel Mode**

CHMODE		Mode Description
0	0	Normal Mode The USART channel operates as an Rx/Tx USART.
0	1	Automatic Echo Receiver data input is connected to TXD pin.
1	0	Local Loopback Transmitter output signal is connected to receiver input signal.
1	1	Remote Loopback RXD pin is internally connected to TXD pin.

- **MODE9: 9-bit Character Length**

0 = CHRL defines character length.

1 = 9-bit character length.

- **CKLO: Clock Output Select**

0 = The USART does not drive the SCK pin.

1 = The USART drives the SCK pin if USCLKS[1] is 0.

## USART Interrupt Enable Register

Name: US\_IER

Access Type: Write-only

Reset Value: Undefined

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	DMSI	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

- **RXRDY: Enable RXRDY Interrupt**  
0 = No effect.  
1 = Enables RXRDY interrupt.
- **TXRDY: Enable TXRDY Interrupt**  
0 = No effect.  
1 = Enables TXRDY interrupt.
- **RXBRK: Enable Receiver Break Interrupt**  
0 = No effect.  
1 = Enables receiver break interrupt.
- **ENDRX: Enable End of Receive Transfer Interrupt**  
0 = No effect.  
1 = Enables end of receive transfer interrupt.
- **ENDTX: Enable End of Transmit Transfer Interrupt**  
0 = No effect.  
1 = Enables end of transmit transfer interrupt.
- **OVRE: Enable Overrun Error Interrupt**  
0 = No effect.  
1 = Enables overrun error interrupt.
- **FRAME: Enable Framing Error Interrupt**  
0 = No effect.  
1 = Enables framing error interrupt.
- **PARE: Enable Parity Error Interrupt**  
0 = No effect.  
1 = Enables parity error interrupt.
- **TIMEOUT: Enable Time-out Interrupt**  
0 = No effect.  
1 = Enables reception time-out interrupt.
- **TXEMPTY: Enable TXEMPTY Interrupt**  
0 = No effect.  
1 = Enables TXEMPTY interrupt.
- **DMSI: Delta Modem Status Indication Interrupt**  
0 = No effect.  
1 = Enables DMSI interrupt.

## USART Interrupt Disable Register

Name: US\_IDR

Access Type: Write-only

Reset Value: Undefined

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	DMSI	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

- **RXRDY: Disable RXRDY Interrupt**  
0 = No effect.  
1 = Disables RXRDY interrupt.
- **TXRDY: Disable TXRDY Interrupt**  
0 = No effect.  
1 = Disables TXRDY interrupt.
- **RXBRK: Disable Receiver Break Interrupt**  
0 = No effect.  
1 = Disables receiver break interrupt.
- **ENDRX: Disable End of Receive Transfer Interrupt**  
0 = No effect.  
1 = Disables end of receive transfer interrupt.
- **ENDTX: Disable End of Transmit Transfer Interrupt**  
0 = No effect.  
1 = Disables end of transmit transfer interrupt.
- **OVRE: Disable Overrun Error Interrupt**  
0 = No effect.  
1 = Disables overrun error interrupt.
- **FRAME: Disable Framing Error Interrupt**  
0 = No effect.  
1 = Disables framing error interrupt.
- **PARE: Disable Parity Error Interrupt**  
0 = No effect.  
1 = Disables Parity Error Interrupt.
- **TIMEOUT: Disable Time-out Interrupt**  
0 = No effect.  
1 = Disables receiver time-out interrupt.
- **TXEMPTY: Disable TXEMPTY Interrupt**  
0 = No effect.  
1 = Disables TXEMPTY interrupt.
- **DMSI: Delta Modem Status Indication Interrupt**  
0 = No effect.  
1 = Disables DMSI interrupt.



## USART Interrupt Mask Register

Name: US\_IMR

Access Type: Read-only

Reset Value: 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	DMSI	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

- RXRDY: RXRDY Interrupt Mask**  
 0 = RXRDY interrupt is disabled.  
 1 = RXRDY interrupt is enabled.
- TXRDY: TXRDY Interrupt Mask**  
 0 = TXRDY interrupt is disabled.  
 1 = TXRDY interrupt is enabled.
- RXBRK: Receiver Break Interrupt Mask**  
 0 = Receiver break interrupt is disabled.  
 1 = Receiver break interrupt is enabled.
- ENDRX: End of Receive Transfer Interrupt Mask**  
 0 = End of Receive Transfer Interrupt is disabled.  
 1 = End of Receive Transfer Interrupt is enabled.
- ENDTX: End of Transmit Transfer Interrupt Mask**  
 0 = End of transmit transfer interrupt is disabled.  
 1 = End of transmit transfer interrupt is enabled.
- OVRE: Overrun Error Interrupt Mask**  
 0 = Overrun error interrupt is disabled.  
 1 = Overrun error interrupt is enabled.
- FRAME: Framing Error Interrupt Mask**  
 0 = Framing error interrupt is disabled.  
 1 = Framing error interrupt is enabled.
- PARE: Parity Error Interrupt Mask**  
 0 = Parity error interrupt is disabled.  
 1 = Parity error interrupt is enabled.
- TIMEOUT: Time-out Interrupt Mask**  
 0 = Receive time-out interrupt is disabled.  
 1 = Receive time-out interrupt is enabled.
- TXEMPTY: TXEMPTY Interrupt Mask**  
 0 = TXEMPTY interrupt is disabled.  
 1 = TXEMPTY interrupt is enabled.
- DMSI: Delta Modem Status Indication Interrupt**  
 0 = DMSI interrupt is disabled.  
 1 = DMSI interrupt is enabled.

## USART Channel Status Register

Name: US\_CSR

Access Type: Read-only

Reset Value: 0x18

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	DMSI	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

- **RXRDY: Receiver Ready**

0 = No complete character has been received since the last read of the US\_RHR or the receiver is disabled.

1 = At least one complete character has been received and the US\_RHR has not yet been read.

- **TXRDY: Transmitter Ready**

0 = US\_THR contains a character waiting to be transferred to the Transmit Shift Register.

1 = US\_THR is empty and there is no break request pending TSR availability.

Equal to zero when the USART is disabled or at reset. Transmitter enable command (in US\_CR) sets this bit to one.

- **RXBRK: Break Received/End of Break**

0 = No break received or end of break detected since the last reset status bits command in the Control Register.

1 = Break received or end of break detected since the last reset status bits command in the Control Register.

- **ENDRX: End-of-receive Transfer**

0 = The end-of-transfer signal from the PDC channel dedicated to the receiver is inactive.

1 = The end-of-transfer signal from the PDC channel dedicated to the receiver is active.

- **ENDTX: End-of-transmit Transfer**

0 = The end-of-transfer signal from the PDC channel dedicated to the transmitter is inactive.

1 = The end-of-transfer signal from the PDC channel dedicated to the transmitter is active.

- **OVRE: Overrun Error**

0 = No byte has been transferred from the Receive Shift Register to the US\_RHR when RxRDY was asserted since the last reset status bits command.

1 = At least one byte has been transferred from the Receive Shift Register to the US\_RHR when RxRDY was asserted since the last reset status bits command.

- **FRAME: Framing Error**

0 = No stop bit has been detected low since the last reset status bits command.

1 = At least one stop bit has been detected low since the last reset status bits command.

- **PARE: Parity Error**

1 = At least one parity bit has been detected false (or a parity bit high in multi-drop mode) since the last reset status bit" command.

0 = No parity bit has been detected false (or a parity bit high in multi-drop mode) since the last reset status bits command.

- **TIMEOUT: Receiver Time-out**

0 = There has not been a time-out since the last start time-out command or the Time-out Register is 0.

1 = There has been a time-out since the last start time-out command.

- **TXEMPTY: Transmitter Empty**

0 = There are characters in either US\_THR or the Transmit Shift Register or a break is being transmitted.

1 = There are no characters in US\_THR and the Transmit Shift Register and break is not active.

Equal to zero when the USART is disabled or at reset. Transmitter enable command (in US\_CR) sets this bit to one.

- **DMSI: Delta Modem Status Indication Interrupt**

0 = No effect.

1 = There has been a change in the modem status delta bits since the last reset status bits command.

## USART Receiver Holding Register

**Name:** US\_RHR

**Access Type:** Read-only

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	RXCHR
7	6	5	4	3	2	1	0
RXCHR							

- **RXCHR: Received Character**

Last character received if RXRDY is set. When number of data bits is less than eight, the bits are right-aligned.

All unused bits read as zero.

## USART Transmitter Holding Register

**Name:** US\_THR

**Access Type:** Write-only

**Reset Value:** Undefined

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	TXCHR
7	6	5	4	3	2	1	0
TXCHR							

- **TXCHR: Character to be Transmitted**

Next character to be transmitted after the current character if TXRDY is not set. When number of data bits is less than eight, the bits are right-aligned.



## USART Baud Rate Generator Register

Name: US\_BRGR

Access Type: Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
CD							
7	6	5	4	3	2	1	0
CD							

### • CD: Clock Divisor

This register has no effect if synchronous mode is selected with an external clock.

CD	Effect
0	Disables clock
1	Clock divisor bypass
2 to 65535	Baud rate (asynchronous mode) = Selected clock/(16 x CD) Baud rate (synchronous mode) = Selected clock/CD

Note: In synchronous mode, the value programmed must be even to ensure a 50:50 mark-to-space ratio.

Note: Clock divisor bypass (CD = 1) must not be used when internal clock ACLK is selected (USCLKS = 0).

**USART Receiver Time-out Register**

**Name:** US\_RTOR  
**Access Type:** Read/write  
**Reset Value:** 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
TO							

• **TO: Time-out Value**

When a value is written to this register, a start time-out command is automatically performed.

TO	Effect
0	Disables the RX time-out function.
1 - 255	The time-out counter is loaded with TO when the start time-out command is given or when each new data character is received (after reception has started).

Time-out duration = TO x 4 x Bit period

## USART Transmitter Time-guard Register

**Name:** US\_TTGR  
**Access Type:** Read/write  
**Reset Value:** 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
TG							

- TG: Time-guard Value**

TG	Effect
0	Disables the TX time-guard function.
1 - 255	TXD is inactive high after the transmission of each character for the time-guard duration.

Time-guard duration = TG x Bit period

## USART Receive Pointer Register

**Name:** US\_RPR  
**Access Type:** Read/write  
**Reset Value:** 0x0

31	30	29	28	27	26	25	24
RXPTR							
23	22	21	20	19	18	17	16
RXPTR							
15	14	13	12	11	10	9	8
RXPTR							
7	6	5	4	3	2	1	0
RXPTR							

- RXPTR: Receive Pointer**

RXPTR must be loaded with the address of the receive buffer.

**USART Receive Counter Register**

**Name:** US\_RCR  
**Access Type:**Read/write  
**Reset Value:** 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
RXCTR							
7	6	5	4	3	2	1	0
RXCTR							

- **RXCTR: Receive Counter**  
 RXCTR must be loaded with the size of the receive buffer.  
 0: Stop peripheral data transfer dedicated to the receiver.  
 1 - 65535: Start peripheral data transfer if RXRDY is active.

**USART Transmit Pointer Register**

**Name:** US\_TPR  
**Access Type:**Read/write  
**Reset Value:** 0x0

31	30	29	28	27	26	25	24
TXPTR							
23	22	21	20	19	18	17	16
TXPTR							
15	14	13	12	11	10	9	8
TXPTR							
7	6	5	4	3	2	1	0
TXPTR							

- **TXPTR: Transmit Pointer**  
 TXPTR must be loaded with the address of the transmit buffer.

## USART Transmit Counter Register

Name: US\_TCR

Access Type: Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
TXCTR							
7	6	5	4	3	2	1	0
TXCTR							

- TXCTR: Transmit Counter**

TXCTR must be loaded with the size of the transmit buffer.

0: Stop peripheral data transfer dedicated to the transmitter.

1 - 65535: Start peripheral data transfer if TXRDY is active.



## Modem Control Register

**Register Name:** US\_MC

**Access Type:** Write-only

**Reset Value:** Undefined

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	FCM	-	-	-	RTS	DTR

This register controls the interface with the modem or data set (or a peripheral device emulating a modem). The contents of the Control Register are indicated below.

- **DTR: Data Terminal Ready**

This bit controls the NDTR output. When bit 0 is set to a logic 1, the NDTR output is forced to a logic 0.

When bit 0 is reset to a logic 0, the NDTR output is forced to a logic 1.

Note: The NDTR output of the UART can be applied to an EIA inverting line driver to obtain proper polarity input at the succeeding modem or data set.

- **RTS: Request to Send**

This bit controls the NRTS output. Bit 1 affects the NRTS output in a manner identical to that described above for bit 0.

- **FCM: Flow Control Mode**

When FCM is set high, the hardware can perform operations automatically depending on the state of NCTS and character transmission logic. Such changes take place immediately and are reflected in the values read in the Modem Status Register. This flag is set low at reset.

In flow control mode, transmission should occur only if NCTS is active.

## Modem Status Register

**Register Name:**US\_MS

**Access Type:**Read-only

**Reset Value:**Undefined

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	FCMS
7	6	5	4	3	2	1	0
DCD	RI	DSR	CTS	DDCD	TERI	DDSR	DCTS

This register provides the current state of the control lines from the modem (or peripheral device) to the CPU. In addition to this current-state information, four bits of the Modem Status Register provide change information. These bits are set to a logic 1 whenever a control input from the modem changes state. They are reset to logic 0 whenever the CPU reads the Modem Status Register.

- **DCTS: Delta Clear to Send**

Bit 0 indicates that the NCTS input to the chip has changed state since the last time it was read by the CPU.

- **DDSR: Delta Data Set Ready**

Bit 1 indicates that the NDSR input to the chip has changed state since the last time it was read by the CPU.

- **TERI: Trailing Edge Ring Indicator**

Bit 2 indicates that the NRI input to the chip has changed from a low to a high state.

- **DDCD: Delta Data Carrier Detect**

Bit 3 indicates that the NDCD input has changed state.

Note that whenever bit 0, 1, 2, or 3 is set to logic 1, a modem status interrupt is generated. This is reflected in the modem status register.

- **CTS: Clear to Send**

This bit is the complement of the Clear to Send (NCTS) input.

- **DSR: Data Set Ready**

This bit is the complement of the Data Set Ready (NDSR) input.

- **RI: Ring Indicator**

This bit is the complement of the Ring Indicator (NRI) input.

- **DCD: Data Carrier Detect**

This bit is the complement of the Data Carrier Detect (NDCD) input.

- **FCMS: Flow Control Status**

This bit indicates the value of the FCM in the US\_MC.

### TC: Timer/Counter


The AT75C220 features a timer/counter block which includes three identical 16-bit timer/counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse-width modulation.

Each timer/counter channel has three external clock inputs, five internal clock inputs, and two multi-purpose input/output signals that can be configured by the user. Each chan-

nel drives an internal interrupt signal that can be programmed to generate processor interrupts via the AIC.

The timer/counter block has two global registers which act upon all three TC channels. The Block Control Register allows the three channels to be started simultaneously with the same instruction. The Block Mode Register defines the external clock inputs for each timer/counter channel, allowing them to be chained.

Figure 22. Timer/Counter Block Diagram



## Signal Name Description

Channel Signal	Description	Type
XC0, XC1, XC2	External clock inputs	I
TIOA	Capture mode: General-purpose input Waveform mode: General-purpose output	I O
TIOB	Capture mode: General-purpose input Waveform mode: General-purpose input/output	I O
INT	Interrupt signal output	O
SYNC	Synchronization input signal	I
<b>Block Signal</b>		
TCLK0, TCLK1, TCLK2	External clock inputs	I
TIOA0	TIOA signal for Channel 0	I/O
TIOB0	TIOB signal for Channel 0	I/O
TIOA1	TIOA signal for Channel 1	I/O
TIOB1	TIOB signal for Channel 1	I/O
TIOA2	TIOA signal for Channel 2	I/O
TIOB2	TIOB signal for Channel 2	I/O

Note: After a hardware reset, the timer/counter block pins are controlled by the PIO controller. They must be configured to be controlled by the peripheral before being used.

## Timer/Counter Description

The three timer/counter channels are independent and identical in operation. The registers for channel programming are listed in Table 25 on page 106.

### Counter

Each timer/counter channel is organized around a 16-bit counter. The value of the counter is incremented at each positive edge of the selected clock. When the counter has reached the value 0xFFFF and passes to 0x0000, an overflow occurs and the bit COVFS in TC\_SR (Status Register) is set.

The current value of the counter is accessible in real time by reading TC\_CV. The counter can be reset by a trigger. In this case, the counter value passes to 0x0000 on the next valid edge of the selected clock.

### Clock Selection

At block level, input clock signals of each channel can either be connected to the external inputs TCLK0, TCLK1

or TCLK2, or be connected to the configurable I/O signals TIOA0, TIOA1 or TIOA2 for chaining by programming the TC\_BMR (Block Mode).

Each channel can independently select an internal or external clock source for its counter:


- Internal clock signals: ACLK/2, ACLK/8, ACLK/32, ACLK/128, ACLK/1024
- External clock signals: XC0, XC1 or XC2

The selected clock can be inverted with the CLKI bit in TC\_CMR (Channel Mode). This allows counting on the opposite edges of the clock.

The burst function allows the clock to be validated when an external signal is high. The BURST parameter in the Mode Register defines this signal (none, XC0, XC1, XC2).

Note: In all cases, if an external clock is used, the duration of each of its levels must be longer than the system clock (ACLK) period. The external clock frequency must be at least 2.5 times lower than the system clock (ACLK).

**Figure 23. Clock Selection**



### Clock Control

The clock of each counter can be controlled in two different ways: it can be enabled/disabled and started/stopped.

1. The clock can be enabled or disabled by the user with the CLKEN and the CLKDIS commands in the Control Register. In capture mode it can be disabled by an RB load event if LDBDIS is set to 1 in TC\_CMR. In waveform mode it can be disabled by an RC Compare event if CPCDIS is set to 1 in TC\_CMR. When disabled, the start or the stop actions have no effect: only a CLKEN command in the Control Register can re-enable the clock. When the clock is enabled, the CLKSTA bit is set in the Status Register.
2. The clock can also be started or stopped: a trigger (software, synchro, external or compare) always starts the clock. The clock can be stopped by an RB load event in capture mode (LDBSTOP = 1 in TC\_CMR) or a RC compare event in waveform mode (CPCSTOP = 1 in TC\_CMR). The start and the stop commands have an effect only if the clock is enabled.


### Timer/Counter Operating Modes

Each timer/counter channel can independently operate in two different modes:

1. Capture mode allows measurement on signals
2. Waveform mode allows wave generation

The timer/counter operating mode is programmed with the WAVE bit in the TC Mode Register. In capture mode, TIOA and TIOB are configured as inputs. In waveform mode, TIOA is always configured to be an output and TIOB is an output if it is not selected to be the external trigger.

**Figure 24. Clock Control**



### Trigger

A trigger resets the counter and starts the counter clock. Three types of triggers are common to both modes, and a fourth external trigger is available to each mode.

The following triggers are common to both modes:

1. Software trigger: Each channel has a software trigger, available by setting SWTRG in TC\_CCR.
2. SYNC: Each channel has a synchronization signal, SYNC. When asserted, this signal has the same effect as a software trigger. The SYNC signals of all channels are asserted simultaneously by writing TC\_BCR (Block Control) with SYNC set.
3. Compare RC trigger: RC is implemented in each channel and can provide a trigger when the counter value matches the RC value if CPCTRG is set in TC\_CMR.

The timer/counter channel can also be configured to have an external trigger. In capture mode, the external trigger signal can be selected between TIOA and TIOB. In waveform mode, an external event can be programmed on one of the following signals: TIOB, XC0, XC1 or XC2. This external event can then be programmed to perform a trigger by setting ENETRIG in TC\_CMR.

If an external trigger is used, the duration of the pulses must be longer than the system clock (ACLK) period in order to be detected.

Whatever the trigger used, it will be taken into account at the following active edge of the selected clock. This means that the counter value may not read zero just after a trigger, especially when a low-frequency signal is selected as the clock.

## Capture Operating Mode

This mode is entered by clearing the WAVE parameter in TC\_CMR (Channel Mode Register). Capture mode allows the TC Channel to perform measurements such as pulse timing, frequency, period, duty cycle and phase on TIOA and TIOB signals which are inputs.

Figure 25 shows the configuration of the TC Channel when programmed in capture mode.

### Capture Registers A and B (RA and RB)

Registers A and B are used as capture registers. This means that they can be loaded with the counter value when a programmable event occurs on the signal TIOA.

The parameter LDRA in TC\_CMR defines the TIOA edge for the loading of register A, and the parameter LDRB defines the TIOA edge for the loading of Register B.

RA is loaded only if it has not been loaded since the last trigger or if RB has been loaded since the last loading of RA.

RB is loaded only if RA has been loaded since the last trigger or the last loading of RB.

Loading RA or RB before the read of the last value loaded sets the Overrun Error Flag (LOVRS) in TC\_SR (Status Register). In this case, the old value is overwritten.

### Trigger Conditions

In addition to the SYNC signal, the software trigger and the RC compare trigger, an external trigger can be defined.


Bit ABETRG in TC\_CMR selects input signal TIOA or TIOB as an external trigger. Parameter ETRGEDG defines the edge (rising, falling or both) detected to generate an external trigger. If ETRGEDG = 0 (none), the external trigger is disabled.

### Status Register

The following bits in the status register are significant in capture operating mode.

- CPCS: RC Compare Status  
There has been an RC Compare match at least once since the last read of the status.
- COVFS: Counter Overflow Status  
The counter has attempted to count past \$FFFF since the last read of the status.
- LOVRS: Load Overrun Status  
RA or RB has been loaded at least twice without any read of the corresponding register since the last read of the status.
- LDRAS: Load RA Status  
RA has been loaded at least once without any read since the last read of the status.
- LDRBS: Load RB Status  
RB has been loaded at least once without any read since the last read of the status.
- ETRGS: External Trigger Status  
An external trigger on TIOA or TIOB has been detected since the last read of the status.

Figure 25. Capture Mode



## Waveform Operating Mode

This mode is entered by setting the WAVE parameter in TC\_CMR (Channel Mode Register).

Waveform operating mode allows the TC channel to generate 1 or 2 PWM signals with the same frequency and independently programmable duty cycles or to generate different types of one-shot or repetitive pulses.

In this mode, TIOA is configured as output and TIOB is defined as output if it is not used as an external event (EEVT parameter in TC\_CMR).

Figure 26 shows the configuration of the TC channel when programmed in waveform operating mode.

### Compare Register A, B and C (RA, RB, and RC)

In waveform operating mode, RA, RB and RC are all used as compare registers.

RA Compare is used to control the TIOA output. RB Compare is used to control the TIOB (if configured as output). RC Compare can be programmed to control TIOA and/or TIOB outputs.

RC Compare can also stop the counter clock (CPCSTOP = 1 in TC\_CMR) and/or disable the counter clock (CPCDIS = 1 in TC\_CMR).

As in capture mode, RC Compare can also generate a trigger if CPCTRG = 1. A trigger resets the counter so RC can control the period of PWM waveforms.

### External Event/Trigger Conditions

An external event can be programmed to be detected on one of the clock sources (XC0, XC1, XC2) or TIOB. The external event selected can then be used as a trigger.

The parameter EEVT in TC\_CMR selects the external trigger. The parameter EEVTEDG defines the trigger edge for each of the possible external triggers (rising, falling or both). If EEVTEDG is cleared (none), no external event is defined.

If TIOB is defined as an external event signal (EEVT = 0), TIOB is no longer used as output and the TC channel can only generate a waveform on TIOA.

When an external event is defined, it can be used as a trigger by setting bit ENETRIG in TC\_CMR.

As in capture mode, the SYNC signal, the software trigger and the RC compare trigger are also available as triggers.

### Output Controller

The output controller defines the output level changes on TIOA and TIOB following an event. TIOB control is used only if TIOB is defined as output (not as an external event).

The following events control TIOA and TIOB: software trigger, external event and RC compare. RA compare controls TIOA and RB compare controls TIOB. Each of these events can be programmed to set, clear or toggle the output as defined in the corresponding parameter in TC\_CMR.

The tables below show which parameter in TC\_CMR is used to define the effect of each event.

Parameter	TIOA Event
ASWTRG	Software trigger
AEEVT	External event
ACPC	RC compare
ACPA	RA compare

Parameter	TIOB Event
BSWTRG	Software trigger
BEEVT	External event
BCPC	RC compare
BCPB	RB compare

If two or more events occur at the same time, the priority level is defined as follows:

1. Software trigger
2. External event
3. RC compare
4. RA or RB compare


### Status

The following bits in the status register are significant in waveform mode:

- CPAS: RA Compare Status  
There has been a RA Compare match at least once since the last read of the status
- CPBS: RB Compare Status  
There has been a RB Compare match at least once since the last read of the status
- CPCS: RC Compare Status  
There has been a RC Compare match at least once since the last read of the status
- COVFS: Counter Overflow  
Counter has attempted to count past \$FFFF since the last read of the status
- ETRGS: External Trigger  
External trigger has been detected since the last read of the status



Figure 26. Waveform Mode





## TC User Interface

TC Base Address: 0xFF014000

**Table 24.** TC Global Memory Map

Offset	Register Name	Channel/Register	Access	Reset Value
0x00	See Table 25	TC Channel 0	See Table 25	
0x40	See Table 25	TC Channel 1	See Table 25	
0x80	See Table 25	TC Channel 2	See Table 25	
0xC0	TC_BCR	TC Block Control Register	Write-only	–
0xC4	TC_BMR	TC Block Mode Register	Read/write	0

TC\_BCR and TC\_BMR control the TC block. TC channels are controlled by the registers listed in Table 25. The offset of each of the channel registers in Table 25 is in relation to the offset of the corresponding channel as stated in Table 24.

**Table 25.** TC Channel Memory Map

Offset	Register Name	Description	Access	Reset Value
0x00	TC_CCR	Channel Control Register	Write-only	–
0x04	TC_CMCR	Channel Mode Register	Read/write	0
0x08		Reserved		–
0x0C		Reserved		–
0x10	TC_CVR	Counter Value Register	Read/write	0
0x14	TC_RA	Register A	Read/write <sup>(1)</sup>	0
0x18	TC_RB	Register B	Read/write <sup>(1)</sup>	0
0x1C	TC_RC	Register C	Read/write	0
0x20	TC_SR	Status Register	Read-only	–
0x24	TC_IER	Interrupt Enable Register	Write-only	–
0x28	TC_IDR	Interrupt Disable Register	Write-only	–
0x2C	TC_IMR	Interrupt Mask Register	Read-only	0

Note: 1. Read only if WAVE = 0

**TC Block Control Register**

**Register Name:**TC\_BCR

**Access Type:**Write-only

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	SYNC

- **SYNC: Synchro Command**

0 = No effect.

1 = Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels.

## TC Block Mode Register

Register Name:TC\_BMR

Access Type:Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	TC2XC2S		TC1XC1S		TC0XC0S	

- **TC0XC0S: External Clock Signal 0 Selection**

TC0XC0S		Signal Connected to XC0
0	0	TCLK0
0	1	None
1	0	TIOA1
1	1	TIOA2

- **TC1XC1S: External Clock Signal 1 Selection**

TC1XC1S		Signal Connected to XC1
0	0	TCLK1
0	1	none
1	0	TIOA0
1	1	TIOA2

- **TC2XC2S: External Clock Signal 2 Selection**

TC2XC2S		Signal Connected to XC2
0	0	TCLK2
0	1	none
1	0	TIOA0
1	1	TIOA1

## TC Channel Control Register

Register Name:TC\_CCR

Access Type:Write-only

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	SWTRG	CLKDIS	CLKEN

- **CLKEN: Counter Clock Enable Command**

0 = No effect.

1 = Enables the clock if CLKDIS is not 1.

- **CLKDIS: Counter Clock Disable Command**

0 = No effect.

1 = Disables the clock.

- **SWTRG: Software Trigger Command**

0 = No effect.

1 = A software trigger is performed: the counter is reset and clock is started.

## TC Channel Mode Register: Capture Mode

Register Name:TC\_CMR

Access Type:Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	LDRB		LDRA	
15	14	13	12	11	10	9	8
WAVE	CPCTRG	–	–	–	ABETRG	ETRGEDG	
7	6	5	4	3	2	1	0
LDBDIS	LDBSTOP	BURST		CLKI	TCCLKS		

- **TCCLKS: Clock Selection**

TCCLKS			Clock Selected
0	0	0	ACLK/2
0	0	1	ACLK/8
0	1	0	ACLK/32
0	1	1	ACLK/128
1	0	0	ACLK/1024
1	0	1	XC0
1	1	0	XC1
1	1	1	XC2

- **CLKI: Clock Invert**

0 = Counter is incremented on rising edge of the clock.

1 = Counter is incremented on falling edge of the clock.

- **BURST: Burst Signal Selection**

BURST		
0	0	The clock is not gated by an external signal.
0	1	XC0 is ANDed with the selected clock.
1	0	XC1 is ANDed with the selected clock.
1	1	XC2 is ANDed with the selected clock.

- **LDBSTOP: Counter Clock Stopped with RB Loading**

0 = Counter clock is not stopped when RB loading occurs.

1 = Counter clock is stopped when RB loading occurs.

- **LDBDIS: Counter Clock Disable with RB Loading**

0 = Counter clock is not disabled when RB loading occurs.

1 = Counter clock is disabled when RB loading occurs.

- **ETRGEDG: External Trigger Edge Selection**

ETRGEDG		Edge
0	0	None
0	1	Rising edge
1	0	Falling edge
1	1	Each edge

- **ABETRG: TIOA or TIOB External Trigger Selection**

0 = TIOB is used as an external trigger.

1 = TIOA is used as an external trigger.

- **CPCTRG: RC Compare Trigger Enable**

0 = RC Compare has no effect on the counter and its clock.

1 = RC Compare resets the counter and starts the counter clock.

- **WAVE**

0 = Capture mode is enabled.

1 = Capture mode is disabled (waveform mode is enabled).

- **LDRA: RA Loading Selection**

LDRA		Edge
0	0	None
0	1	Rising edge of TIOA
1	0	Falling edge of TIOA
1	1	Each edge of TIOA

- **LDRB: RB Loading Selection**

LDRB		Edge
0	0	None
0	1	Rising edge of TIOA
1	0	Falling edge of TIOA
1	1	Each edge of TIOA

## TC Channel Mode Register: Waveform Mode

Register Name:TC\_CMCR

Access Type:Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
BSWTRG		BEEVT		BCPC		BCPB	
23	22	21	20	19	18	17	16
ASWTRG		AEEVT		ACPC		ACPA	
15	14	13	12	11	10	9	8
WAVE	CPCTRG	–	ENETRG	EEVT		EEVTEDG	
7	6	5	4	3	2	1	0
CPCDIS	CPCSTOP	BURST		CLKI	TCCLKS		

- **TCCLKS: Clock Selection**

TCCLKS			Clock Selected
0	0	0	ACLK/2
0	0	1	ACLK/8
0	1	0	ACLK/32
0	1	1	ACLK/128
1	0	0	ACLK/1024
1	0	1	XC0
1	1	0	XC1
1	1	1	XC2

- **CLKI: Clock Invert**

0 = Counter is incremented on rising edge of the clock.

1 = Counter is incremented on falling edge of the clock.

- **BURST: Burst Signal Selection**

BURST		
0	0	The clock is not gated by an external signal.
0	1	XC0 is ANDed with the selected clock.
1	0	XC1 is ANDed with the selected clock.
1	1	XC2 is ANDed with the selected clock.

- **CPCSTOP: Counter Clock Stopped with RC Compare**

0 = Counter clock is not stopped when counter reaches RC.

1 = Counter clock is stopped when counter reaches RC.

- **CPCDIS: Counter Clock Disable with RC Compare**

0 = Counter clock is not disabled when counter reaches RC.

1 = Counter clock is disabled when counter reaches RC.



- **EEVTEG: External Event Edge Selection**

EEVTEG		Edge
0	0	None
0	1	Rising edge
1	0	Falling edge
1	1	Each edge

- **EEVT: External Event Selection**

EEVT		Signal Selected as External Event	TIOB Direction
0	0	TIOB	Input <sup>(1)</sup>
0	1	XC0	Output
1	0	XC1	Output
1	1	XC2	Output

Note: 1. If TIOB is chosen as the external event signal, it is configured as an input and no longer generates waveforms.

- **ENETR: External Event Trigger Enable**

0 = The external event has no effect on the counter and its clock. In this case, the selected external event only controls the TIOA output.

1 = The external event resets the counter and starts the counter clock.

- **CPCTR: RC Compare Trigger Enable**

0 = RC Compare has no effect on the counter and its clock.

1 = RC Compare resets the counter and starts the counter clock.

- **WAVE**

0 = Waveform mode is disabled (Capture mode is enabled).

1 = Waveform mode is enabled.

- **ACPA: RA Compare Effect on TIOA**

ACPA		Effect
0	0	None
0	1	Set
1	0	Clear
1	1	Toggle

- **ACPC: RC Compare Effect on TIOA**

ACPC		Effect
0	0	None
0	1	Set
1	0	Clear
1	1	Toggle

- **AEEVT: External Event Effect on TIOA**

AEEVT		Effect
0	0	None
0	1	Set
1	0	Clear
1	1	Toggle

- **ASWTRG: Software Trigger Effect on TIOA**

ASWTRG		Effect
0	0	None
0	1	Set
1	0	Clear
1	1	Toggle

- **BCPB: RB Compare Effect on TIOB**

BCPB		Effect
0	0	None
0	1	Set
1	0	Clear
1	1	Toggle

- **BCPC: RC Compare Effect on TIOB**

BCPC		Effect
0	0	None
0	1	Set
1	0	Clear
1	1	Toggle

- **BEEVT: External Event Effect on TIOB**

BEEVT		Effect
0	0	None
0	1	Set
1	0	Clear
1	1	Toggle

- **BSWTRG: Software Trigger Effect on TIOB**

BSWTRG		Effect
0	0	None
0	1	Set
1	0	Clear
1	1	Toggle

### TC Counter Value Register

Register Name:TC\_CVR

Access Type:Read-only

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
CV							
7	6	5	4	3	2	1	0
CV							

- **CV: Counter Value**

CV contains the counter value in real-time.

## TC Register A

**Register Name:**TC\_RA

**Access Type:**Read-only if WAVE = 0, Read/write if WAVE = 1

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RA							
7	6	5	4	3	2	1	0
RA							

- **RA: Register A**

RA contains the Register A value in real-time.

## TC Register B

**Register Name:**TC\_RB

**Access Type:**Read-only if WAVE = 0, Read/write if WAVE = 1

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RB							
7	6	5	4	3	2	1	0
RB							

- **RB: Register B**

RB contains the Register B value in real-time.

## TC Register C

**Register Name:**TC\_RC

**Access Type:**Read/write

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RC							
7	6	5	4	3	2	1	0
RC							

- **RC: Register C**

RC contains the Register C value in real-time.

## TC Status Register

Register Name:TC\_SR

Access Type:Read-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	MTIOB	MTIOA	CLKSTA
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

- **COVFS: Counter Overflow Status**

0 = No counter overflow has occurred since the last read of the Status Register.  
 1 = A counter overflow has occurred since the last read of the Status Register.

- **LOVRS: Load Overrun Status**

0 = Load overrun has not occurred since the last read of the Status Register or WAVE = 1.  
 1 = RA or RB have been loaded at least twice without any read of the corresponding register since the last read of the Status Register if WAVE = 0.

- **CPAS: RA Compare Status**

0 = RA compare has not occurred since the last read of the Status Register or WAVE = 0.  
 1 = RA compare has occurred since the last read of the Status Register if WAVE = 1.

- **CPBS: RB Compare Status**

0 = RB compare has not occurred since the last read of the Status Register or WAVE = 0.  
 1 = RB compare has occurred since the last read of the Status Register if WAVE = 1.

- **CPCS: RC Compare Status**

0 = RC compare has not occurred since the last read of the Status Register.  
 1 = RC compare has occurred since the last read of the Status Register.

- **LDRAS: RA Loading Status**

0 = RA Load has not occurred since the last read of the Status Register or WAVE = 1.  
 1 = RA Load has occurred since the last read of the Status Register, if WAVE = 0.

- **LDRBS: RB Loading Status**

0 = RB load has not occurred since the last read of the Status Register or WAVE = 1.  
 1 = RB load has occurred since the last read of the Status Register if WAVE = 0.

- **ETRGS: External Trigger Status**

0 = External trigger has not occurred since the last read of the Status Register.  
 1 = External trigger has occurred since the last read of the Status Register.

- **CLKSTA: Clock Enabling Status**

0 = Clock is disabled.  
 1 = Clock is enabled.

- **MTIOA: TIOA Mirror**

0 = TIOA is low. If WAVE = 0, then TIOA pin is low. If WAVE = 1, then TIOA is driven low.  
 1 = TIOA is high. If WAVE = 0, then TIOA pin is high. If WAVE = 1, then TIOA is driven high.

- **MTIOB: TIOB Mirror**

0 = TIOB is low. If WAVE = 0, then TIOB pin is low. If WAVE = 1, then TIOB is driven low.  
 1 = TIOB is high. If WAVE = 0, then TIOB pin is high. If WAVE = 1, then TIOB is driven high.

## TC Interrupt Enable Register

Register Name:TC\_IER

Access Type:Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

- **COVFS: Counter Overflow**

0 = No effect.

1 = Enables the counter overflow interrupt.

- **LOVRS: Load Overrun**

0 = No effect.

1: Enables the load overrun interrupt.

- **CPAS: RA Compare**

0 = No effect.

1 = Enables the RA compare interrupt.

- **CPBS: RB Compare**

0 = No effect.

1 = Enables the RB compare interrupt.

- **CPCS: RC Compare**

0 = No effect.

1 = Enables the RC compare interrupt.

- **LDRAS: RA Loading**

0 = No effect.

1 = Enables the RA load interrupt.

- **LDRBS: RB Loading**

0 = No effect.

1 = Enables the RB load interrupt.

- **ETRGS: External Trigger**

0 = No effect.

1 = Enables the external trigger interrupt.

**TC Interrupt Disable Register**

**Register Name:**TC\_IDR

**Access Type:**Write-only

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

- **COVFS: Counter Overflow**  
 0 = No effect.  
 1 = Disables the counter overflow interrupt.
- **LOVRS: Load Overrun**  
 0 = No effect.  
 1 = Disables the load overrun interrupt if WAVE = 0.
- **CPAS: RA Compare**  
 0 = No effect.  
 1 = Disables the RA compare interrupt if WAVE = 1.
- **CPBS: RB Compare**  
 0 = No effect.  
 1 = Disables the RB compare interrupt if WAVE = 1.
- **CPCS: RC Compare**  
 0 = No effect.  
 1 = Disables the RC compare interrupt.
- **LDRAS: RA Loading**  
 0 = No effect.  
 1 = Disables the RA load interrupt if WAVE = 0.
- **LDRBS: RB Loading**  
 0 = No effect.  
 1 = Disables the RB load interrupt if WAVE = 0.
- **ETRGS: External Trigger**  
 0 = No effect.  
 1 = Disables the external trigger interrupt.

## TC Interrupt Mask Register

**Register Name:**TC\_IMR

**Access Type:**Read-only

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

- **COVFS: Counter Overflow**

0 = The counter overflow interrupt is disabled.

1 = The counter overflow interrupt is enabled.

- **LOVRS: Load Overrun**

0 = The load overrun interrupt is disabled.

1 = The load overrun interrupt is enabled.

- **CPAS: RA Compare**

0 = The RA compare interrupt is disabled.

1 = The RA compare interrupt is enabled.

- **CPBS: RB Compare**

0 = The RB compare interrupt is disabled.

1 = The RB compare interrupt is enabled.

- **CPCS: RC Compare**

0 = The RC compare interrupt is disabled.

1 = The RC compare interrupt is enabled.

- **LDRAS: RA Loading**

0 = The load RA interrupt is disabled.

1 = The load RA interrupt is enabled.

- **LDRBS: RB Loading**

0 = The load RB interrupt is disabled.

1 = The load RB interrupt is enabled.

- **ETRGS: External Trigger**

0 = The external trigger interrupt is disabled.

1 = The external trigger interrupt is enabled.



## SPI: Serial Peripheral Interface

The AT75C220 integrates a serial peripheral interface (SPI) that provides communication with external devices in

master or slave mode. Typically it is used to connect to external processors or serial Flash.

Figure 27. Serial Peripheral Interface Block Diagram




Table 26. SPI Interface Pins

Pin Name	Description	Mode	Function
MISO	Master In/Slave Out	Master Slave	Serial data input to SPI Serial data output from SPI
MOSI	Master Out/Slave In	Master Slave	Serial data output from SPI Serial data input to SPI
SPCK	Serial Clock	Master Slave	Clock output from SPI Clock input to SPI
NPCSS	Peripheral Chip Select/ Slave Select	Master Master Slave	Output: Selects peripheral Input: Low causes mode fault Input: Chip select for SPI
NPCS[3:1]	Peripheral Chip Selects	Master	Extra selects

Note: After a hardware reset, the SPI pins NPCS[3:1] are not enabled by default and must be programmed via the PIOA controller.

## Master Mode

In master mode, the SPI controls data transfers to and from the slave(s) connected to the SPI bus. The SPI drives the chip select(s) to the slave(s) and the serial clock (SPCK). After enabling the SPI, a data transfer begins when the ARM core writes to the SP\_TDR. For details on the SPI memory map, refer to Table 27 on page 127.

Transmit and receive buffers maintain the data flow at a constant rate with a reduced requirement for high-priority interrupt servicing. When new data is available in the SP\_TDR, the SPI continues to transfer data. If the SP\_RDR has not been read before new data is received, the Overrun Error (OVRES) flag is set.

The delay between the activation of the chip select and the start of the data transfer (DLYBS) as well as the delay between each data transfer (DLYBCT) can be programmed for each of the four external chip selects. All data transfer characteristics including the two timing values are programmed in registers SP\_CSR0 to SP\_CSR.

In master mode, the peripheral selection can be defined in two different ways:

1. Fixed peripheral select: The SPI exchanges data with only one peripheral.
2. Variable peripheral select: Data can be exchanged with more than one peripheral.

Figure 28 and Figure 29 show the operation of the SPI in master mode. For details concerning the flag and control bits in these diagrams, see Table 27.

### Fixed Peripheral Select

This mode is ideal for transferring memory blocks without the extra overhead in the transmit data register to determine the peripheral.

Fixed peripheral select is activated by setting bit PS to zero in SP\_MR. The peripheral is defined by the PCS field, also in SP\_MR.

This option is only available when the SPI is programmed in master mode.

### Variable Peripheral Select

Variable peripheral select is activated by setting bit PS to one. The PCS field in SP\_TDR is used to select the destination peripheral. The data transfer characteristics are changed when the selected peripheral changes according to the associated chip select register.

The PCS field in the SP\_MR has no effect.

This option is only available when the SPI is programmed in master mode.

### Chip Selects

The chip select lines are driven by the SPI only if it is programmed in master mode. These lines are used to select the destination peripheral. The PCSDEC field in SP\_MR selects only one peripheral.

If variable peripheral select is active, the chip select signals are defined for each transfer in the PCS field in SP\_TDR. Chip select signals can thus be defined independently for each transfer.

If fixed peripheral select is active, chip select signals are defined for all transfers by the field PCS in SP\_MR. If a transfer with a new peripheral is necessary, the software must wait until the current transfer is completed, then change the value of PCS in SP\_MR before writing new data in SP\_TDR.

The value on the NPCS pins at the end of each transfer can be read in the SP\_RDR.

By default, all NPCS signals are high (equal to one) before and after each transfer.

### Mode Fault Detection

A mode fault is detected when the SPI is programmed in master mode and a low level is driven by an external master on the NPCSO/NSS signal.

When a mode fault is detected, the MODF bit in the SP\_SR is set until the SP\_SR is read and the SPI is disabled until re-enabled by bit SPIEN in the SP\_CR.

Figure 28. Functional Flow Diagram in Master Mode





Figure 29. SPI in Master Mode




**Slave Mode**

In slave mode, the SPI waits for NPCSS to go active low before receiving the serial clock from an external master.

CPOL, NCPHA and BITS fields of SP\_CSR0 are used to define the transfer characteristics. The other chip select registers are not used in slave mode.


**Figure 30.** SPI in Slave Mode




## Data Transfer

Figure 31, Figure 32 and Figure 33 show examples of data transfers.


**Figure 31.** SPI Transfer Format (NPCHA Equals One, Eight Bits per Transfer)



**Figure 32.** SPI Transfer Format (NCPHA Equals Zero, Eight Bits per Transfer)



**Figure 33.** Programmable Delays (DLYBCS, DLYBS and DLTBCT)



## Clock Generation

In master mode, the SPI master clock is either ACLK or ACLK/32, as defined by the MCK32 field of SP\_MR. The SPI baud rate clock is generated by dividing the SPI master clock by a value between 4 and 510. The divisor is defined in the SCBR field in each chip select register. The transfer speed can thus be defined independently for each chip select signal.

CPOL and NCPHA in the chip select registers define the clock/data relationship between master and slave devices. CPOL defines the inactive value of the SPCK. NCPHA defines which edge causes data to change and which edge causes data to be captured.

In slave mode, the input clock low and high pulse duration must strictly be longer than two system clock (ACLK) periods.

## Peripheral Data Controller

The SPI is closely connected to two PDC channels. One is dedicated to the receiver. The other is dedicated to the transmitter.

## SPI Programmer's Model

**SPI Base Address:** 0xFF020000.

**Table 27.** SPI Memory Map

Offset	Register Name	Register	Access	Reset Value
0x00	SP_CR	Control Register	Write-only	–
0x04	SP_MR	Mode Register	Read/write	0
0x08	SP_RDR	Receive Data Register	Read-only	0
0x0C	SP_TDR	Transmit Data Register	Write-only	–
0x10	SP_SR	Status Register	Read-only	0
0x14	SP_IER	Interrupt Enable Register	Write-only	–
0x18	SP_IDR	Interrupt Disable Register	Write-only	–
0x1C	SP_IMR	Interrupt Mask Register	Read-only	0

The PDC channel is programmed using SP\_TPR and SP\_TCR for the transmitter and SP\_RPR and SP\_RCR for the receiver. The status of the PDC is given in SP\_SR by the SPENDTX bit for the transmitter and by the SPENDRX bit for the receiver.

The pointer registers, SP\_TPR and SP\_RPR, are used to store the address of the transmit or receive buffers. The counter registers, SP\_TCR and SP\_RCR, are used to store the size of these buffers.

The receiver data transfer is triggered by the RDRF bit and the transmitter data transfer is triggered by TDRE. When a transfer is performed, the counter is decremented and the pointer is incremented. When the counter reaches 0, the status bit is set (SPENDRX for the receiver, SPENDTX for the transmitter in SP\_SR) and can be programmed to generate an interrupt. While the counter is at zero, the status bit is asserted and transfers are disabled.

**Table 27. SPI Memory Map (Continued)**

Offset	Register Name	Register	Access	Reset Value
0x20	SP_RPR	Receive Pointer Register	Read/write	0
0x24	SP_RCR	Receive Counter Register	Read/write	0
0x28	SP_TPR	Transmit Pointer Register	Read/write	0
0x2C	SP_TCR	Transmit Counter Register	Read/write	0
0x30	SP_CSR0	Chip Select Register 0	Read/write	0
0x34	–	Reserved	–	–
0x38	–	Reserved	–	–
0x3C	–	Reserved	–	–

### SPI Control Register

**Register Name:**SP\_CR

**Access Type:**Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
SWRST	–	–	–	–	–	SPIDIS	SPIEN

- **SPIEN: SPI Enable**

0 = No effect.

1 = Enables the SPI to transfer and receive data.

- **SPIDIS: SPI Disable**

0 = No effect.

1 = Disables the SPI.

All pins are set in input mode and no data is received or transmitted.

If a transfer is in progress, the transfer is finished before the SPI is disabled.

If both SPIEN and SPIDIS are equal to one when the control register is written, the SPI is disabled.

- **SWRST: SPI Software reset**

0 = No effect.

1 = Resets the SPI.

A software-triggered hardware reset of the SPI interface is performed.



## SPI Mode Register

**Register Name:**SP\_MR

**Access Type:**Read/write

**Reset Value:**0x0

31	30	29	28	27	26	25	24
DLYBCS							
23	22	21	20	19	18	17	16
-	-	-	-	PCS			
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
LLB	-	-	-	MCK32	PCSDEC	PS	MSTR

- **MSTR: Master/Slave Mode**

0 = SPI is in slave mode.

1 = SPI is in master mode.

MSTR configures the SPI interface for either master or slave mode operation.

- **PS: Peripheral Select**

0 = Fixed peripheral select

1 = Variable peripheral select

- **PCSDEC: Chip Select Decode**

0 = The chip selects are directly connected to a peripheral device.

1 = The four chip select lines are connected to a 4-to-16-bit decoder.

When PCSDEC equals one, up to one chip select signal can be generated with the four lines using an external 4-to-16-bit decoder.

The Chip Select Register defines the characteristics of the 16 chips selected according to the following rules:

SP\_CSR0 defines peripheral chip select signals 0 to 3.

SP\_CSR1 defines peripheral chip select signals 4 to 7.

SP\_CSR2 defines peripheral chip select signals 8 to 11.

SP\_CSR3 defines peripheral chip select signals 12 to 15.

- **MCK32: Clock Selection**

0 = SPI master clock equals ACLK.

1 = SPI master clock equals ACLK/32.

- **LLB: Local Loopback Enable**

0 = Local loopback path disabled.

1 = Local loopback path enabled.

LLB controls the local loopback on the data serializer for testing in master mode only.

- **PCS: Peripheral Chip Select**

This field is only used if fixed peripheral select is active (PS=0).

If PCSDEC=0:

- PCS = xxx0   NPCS[3:0] = 1110
  - PCS = xx01   NPCS[3:0] = 1101
  - PCS = x011   NPCS[3:0] = 1011
  - PCS = 0111   NPCS[3:0] = 0111
  - PCS = 1111   forbidden (no peripheral is selected)
- (x = don't care)

If PCSDEC=1:

NPCS[3:0] output signals = PCS

- **DLYBCS: Delay Between Chip Selects**

This field defines the delay from NPCS inactive to the activation of another NPCS. The DLYBCS time guarantees non-overlapping chip selects and solves bus contentions in case of peripherals with long data float times.

If DLYBCS equals zero, one SPI Master Clock period will be inserted by default.

Otherwise, the following equation determines the delay:

$$\text{NPCS\_to\_SPCK\_Delay} = \text{DLYBCS} \times \text{SPI\_Master\_Clock\_Period}$$

## SPI Receive Data Register

**Register Name:**SP\_RDR

**Access Type:**Read-only

**Reset Value:**0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	PCS			
15	14	13	12	11	10	9	8
RD							
7	6	5	4	3	2	1	0
RD							

- **RD: Receive Data**

Data received by the SPI interface is stored in this register right-justified. Unused bits read zero.

- **PCS: Peripheral Chip Select Status**

In master mode only, these bits indicate the value on the NPCS pins at the end of a transfer. Otherwise, these bits read as zero.

**SPI Transmit Data Register**

**Register Name:**SP\_TDR

**Access Type:**Write-only

**Reset Value:**–

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	PCS			
15	14	13	12	11	10	9	8
TD							
7	6	5	4	3	2	1	0
TD							

- TD: Transmit Data**

Data that is to be transmitted by the SPI interface is stored in this register. Information to be transmitted must be written to the transmit data register in a right-justified format.

- PCS: Peripheral Chip Select**

This field is only used if variable peripheral select is active (PS = 1).

If PCSDEC = 0:

- PCS = xxx0   NPCS[3:0] = 1110
- PCS = xx01   NPCS[3:0] = 1101
- PCS = x011   NPCS[3:0] = 1011
- PCS = 0111   NPCS[3:0] = 0111
- PCS = 1111   forbidden (no peripheral is selected)
- (x = don't care)

If PCSDEC = 1:

NPCS[3:0] output signals = PCS

## SPI Status Register

**Register Name:** SP\_SR

**Access Type:** Read-only

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	SPIENS
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	SPENDRX	SPENDTX	OVRES	MODF	TDRE	RDRF

- **RDRF: Receive Data Register Full**

0 = No data has been received since the last read of SP\_RDR.

1 = Data has been received and the received data has been transferred from the serializer to SP\_RDR since the last read of SP\_RDR.

- **TDRE: Transmit Data Register Empty**

0 = Data has been written to SP\_TDR and not yet transferred to the serializer.

1 = The last data written in the Transmit Data Register has been transferred to the serializer.

TDRE equals zero when the SPI is disabled or at reset. The SPI enable command sets this bit to one.

- **MODF: Mode Fault Error**

0 = No mode fault has been detected since the last read of SP\_SR.

1 = A mode fault occurred since the last read of the SP\_SR.

- **OVRES: Overrun Error Status**

0 = No overrun has been detected since the last read of SP\_SR.

1 = An overrun has occurred since the last read of SP\_SR.

An overrun occurs when SP\_RDR is loaded at least twice from the serializer since the last read of the SP\_RDR.

- **SPENDTX: SPI End of Transmission**

0 = No end of data transmission detected.

1 = End of data transmission detected.

- **SPENDRX: SPI End of Reception**

0 = No end of data reception detected.

1 = End of data reception detected.

- **SPIENS: SPI Enable Status**

0 = SPI is disabled.

1 = SPI is enabled.

**SPI Interrupt Enable Register**

**Register Name:**SP\_IER

**Access Type:**Write-only

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	OVRES	MODF	TDRE	RDRF

- **RDRF: Receive Data Register Full Interrupt Enable**  
 0 = No effect.  
 1 = Enables the receiver data register full interrupt.
- **TDRE: SPI Transmit Data Register Empty Interrupt Enable**  
 0 = No effect.  
 1 = Enables the transmit data register empty interrupt.
- **MODF: Mode Fault Error Interrupt Enable**  
 0 = No effect.  
 1 = Enables the mode fault interrupt.
- **OVRES: Overrun Error Interrupt Enable**  
 0 = No effect.  
 1 = Enables the overrun error interrupt.

## SPI Interrupt Disable Register

Register Name: SP\_IDR

Access Type: Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
–	–	–	–	–	–	–	–
7	6	5	4	3	2	1	0
–	–	–	–	OVRES	MODF	TDRE	RDRF

- **RDRF: Receive Data Register Full Interrupt Disable**  
 0 = No effect.  
 1 = Disables the receiver data register full interrupt.
- **TDRE: Transmit Data Register Empty Interrupt Disable**  
 0 = No effect.  
 1 = Disables the transmit data register empty interrupt.
- **MODF: Mode Fault Error Interrupt Disable**  
 0 = No effect.  
 1 = Disables the mode fault error interrupt.
- **OVRES: Overrun Error Interrupt Disable**  
 0 = No effect.  
 1 = Disables the overrun error interrupt.

**SPI Interrupt Mask Register**

**Register Name:**SP\_IMR

**Access Type:**Read-only

**Reset Value:** 0x0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	OVRES	MODF	TDRE	RDRF

- **RDRF: Receive Data Register Full Interrupt Mask**  
 0 = Receive data register full interrupt is disabled.  
 1 = Receive data register full interrupt is enabled.
- **TDRE: Transmit Data Register Empty Interrupt Mask**  
 0 = Transmit data register empty interrupt is disabled.  
 1 = Transmit data register empty interrupt is enabled.
- **MODF: Mode Fault Error Interrupt Mask**  
 0 = Mode fault error interrupt is disabled.  
 1 = Mode fault error interrupt is enabled.
- **OVRES: Overrun Error Interrupt Mask**  
 0 = Overrun error interrupt is disabled.  
 1 = Overrun error interrupt is enabled.

A one in any of the bits unmask the relative interrupt.

## SPI Receive Pointer Register

**Register Name:**SP\_RPR

**Access Type:**Read/write

**Reset Value:**0x0

31	30	29	28	27	26	25	24
RXPTR							
23	22	21	20	19	18	17	16
RXPTR							
15	14	13	12	11	10	9	8
RXPTR							
7	6	5	4	3	2	1	0
RXPTR							

- **RXPTR: Receive Pointer**

RXPTR must be loaded with the address of the receive buffer.

## SPI Receive Counter Register

**Register Name:**SP\_CPR

**Access Type:**Read/write

**Reset Value:**0x0

31	30	29	28	27	26	25	24
RXCTR							
23	22	21	20	19	18	17	16
RXCTR							
15	14	13	12	11	10	9	8
RXCTR							
7	6	5	4	3	2	1	0
RXCTR							

- **RXCTR: Receive Counter Register**

RXCTR must be loaded with the size of the receive buffer.

0 = Stop peripheral data transfer

1 - 4294967295 = Start peripheral data transfer if RDRF is active.



**SPI Transmit Pointer Register**

**Register Name:**SP\_TPR

**Access Type:**Read/write

**Reset Value:**0x0

31	30	29	28	27	26	25	24
TXPTR							
23	22	21	20	19	18	17	16
TXPTR							
15	14	13	12	11	10	9	8
TXPTR							
7	6	5	4	3	2	1	0
TXPTR							

- **TXPTR: Transmit Pointer Register**

TXPTR must be loaded with the address of the transmit buffer.

**SPI Transmit Counter Register**

**Register Name:**SP\_TCR

**Access Type:**Read/write

**Reset Value:**0x0

31	30	29	28	27	26	25	24
TXCTR							
23	22	21	20	19	18	17	16
TXCTR							
15	14	13	12	11	10	9	8
TXCTR							
7	6	5	4	3	2	1	0
TXCTR							

- **TXCTR: Transmit Counter Register**

TXCTR must be loaded with the size of the receive buffer.

0 = Stop peripheral data transfer

1 - 4294967295 = Start peripheral data transfer if TDRE is active.

## SPI Chip Select Register

Register Name: SP\_CSR0

Access Type: Read/write

Reset Value: 0x0

31	30	29	28	27	26	25	24
DLYBCT							
23	22	21	20	19	18	17	16
DLYBS							
15	14	13	12	11	10	9	8
SCBR							
7	6	5	4	3	2	1	0
BITS				-	-	NCPHA	CPOL

- **CPOL: Clock Polarity**

0 = The inactive state value of SPCK is logic level zero.

1 = The inactive state value of SPCK is logic level one.

CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with NCPHA to produce a desired clock/data relationship between master and slave devices.

- **NCPHA: Clock Phase**

0 = Data is changed on the leading edge of SPCK and captured on the following edge of SPCK.

1 = Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.

NCPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. NCPHA is used with CPOL to produce a desired clock/data relationship between master and slave devices.

- **BITS: Bits Per Transfer**

The BITS field determines the number of data bits transferred. Reserved values should not be used.

BITS[3:0]	Bits per Transfer	BITS[3:0]	Bits per Transfer
0000	8	1000	16
0001	9	1001	Reserved
0010	10	1010	Reserved
0011	11	1011	Reserved
0100	12	1100	Reserved
0101	13	1101	Reserved
0110	14	1110	Reserved
0111	15	1111	Reserved

- **SCBR: Serial Clock Baud Rate**

In master mode, the SPI interface uses a modulus counter to derive the SPCK baud rate from the SPI master clock (selected between ACLK and ACLK/32). The baud rate is selected by writing a value from 2 to 255 in the field SCBR. The following equation determines the SPCK baud rate:

$$\text{SPCK\_Baud\_Rate} = \frac{\text{SPI\_Master\_Clock\_Frequency}}{2 \times \text{SCBR}}$$

Giving SCBR a value of zero or one disables the baud rate generator. SPCK is disabled and assumes its inactive state value. No serial transfers may occur. At reset, baud rate is disabled.

- **DLYBS: Delay Before SPCK**

This field defines the delay from NPCS valid to the first valid SPCK transition.

When DLYBS equals zero, the NPCS valid to SPCK transition is 1/2 the SPCK clock period.

Otherwise, the following equation determines the delay:

$$\text{NPCS\_to\_SPCK\_Delay} = \text{DLYBS} \times \text{SPI\_Master\_Clock\_Period}$$

- **DLYBCT: Delay Between Consecutive Transfers**

This field defines the delay between two consecutive transfers with the same peripheral without removing the chip select. The delay is always inserted after each transfer and before removing the chip select if needed.

When DLYBCT equals zero, a delay of four SPI master clock periods is inserted.

Otherwise, the following equation determines the delay:

$$\text{Delay\_after\_Transfer} = 32 \times \text{DLYBCT} \times \text{SPI\_Master\_Clock\_Period}$$

## WD: Watchdog Timer


The AT75C220 has an internal watchdog timer which can be used to prevent system lock-up if the software becomes trapped in a deadlock. In normal operation, the user reloads the watchdog at regular intervals before the timer overflow occurs. If an overflow does occur, the watchdog timer generates one or a combination of the following signals depending on the parameters in WD\_OMR:

- If RSTEN is set, an internal reset is generated (WD\_RESET as shown in Figure 34).
- If IRQEN is set, a pulse is generated on the signal WDIRQ which is connected to the advanced interrupt controller
- If EXTEN is set, a low level is driven on the NWDOVF signal for a duration of eight ACLK cycles.

The watchdog timer has a 16-bit down counter. Bits 12 - 15 of the value loaded when the watchdog is restarted are programmable using the HPCV parameter in WD\_CMR. Four clock sources are available to the watchdog counter: ACLK/8, ACLK/32, ACLK/128 or ACLK/1024. The selection is made using the WDCLKS parameter in WD\_CMR. This provides a programmable time-out period of 1.3 ms to 2.6 seconds with a 24 MHz system clock.

All write accesses are protected by control access keys to help prevent corruption of the watchdog should an error condition occur. To update the contents of the mode and control registers, it is necessary to write the correct bit pattern to the control access key bits at the same time as the control bits are written (the same write access).

**Figure 34.** Watchdog Timer Block Diagram



## WD User Interface

**WD Base Address:** 0xFF028000

Offset	Register Name	Register Description	Access	Reset Value
0x00	WD_OMR	Overflow Mode Register	Read/write	0
0x04	WD_CMR	Clock Mode Register	Read/write	0
0x08	WD_CR	Control Register	Write-only	–
0x0C	WD_SR	Status Register	Read-only	0

### WD Overflow Mode Register

Name: WD\_OMR

Access: Read/write

Reset Value:0

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
OKEY							
7	6	5	4	3	2	1	0
OKEY				EXTEN	IRQEN	RSTEN	WDEN

- **WDEN: Watchdog Enable**  
 0 = Watchdog is disabled and does not generate any signals.  
 1 = Watchdog is enabled and generates enabled signals.
- **RSTEN: Reset Enable**  
 0 = Generation of an internal reset by the watchdog is disabled.  
 1 = When overflow occurs, the watchdog generates an internal reset.
- **IRQEN: Interrupt Enable**  
 0 = Generation of an interrupt by the watchdog is disabled.  
 1 = When overflow occurs, the watchdog generates an interrupt.
- **EXTEN: External Signal Enable**  
 0 = Generation of a pulse on the pin NWDOVF by the watchdog is disabled.  
 1 = When an overflow occurs, a pulse on the pin NWDOVF is generated.
- **OKEY: Overflow Access Key**  
 Used only when writing WD\_OMR. OKEY is read as 0.  
 0x234 = Write access in WD\_OMR is allowed.  
 Other value = Write access in WD\_OMR is prohibited.

## WD Clock Mode Register

**Name:** WD\_CMCR

**Access:** Read/write

**Reset Value:** 0

31	30	29	28	27	26	25	24	
–	–	–	–	–	–	–	–	
23	22	21	20	19	18	17	16	
–	–	–	–	–	–	–	–	
15	14	13	12	11	10	9	8	
CKEY								
7	6	5	4	3	2	1	0	
CKEY	–	HPCV				WDCLKS		

- WDCLKS: Clock Selection**

WDCLKS		Clock Selected
0	0	ACLK/8
0	1	ACLK/32
1	0	ACLK/128
1	1	ACLK/1024

- HPCV: High Preload Counter Value**

Counter is preloaded when watchdog counter is restarted with bits 0 to 11 set (FFF) and bits 12 to 15 equaling HPCV.

- CKEY: Clock Access Key**

Used only when writing WD\_CMCR. CKEY is read as 0.

0x06E: Write access in WD\_CMCR is allowed.

Other value: Write access in WD\_CMCR is prohibited.

## WD Control Register

**Name:** WD\_CR

**Access:** Write-only

31	30	29	28	27	26	25	24
–	–	–	–	–	–	–	–
23	22	21	20	19	18	17	16
–	–	–	–	–	–	–	–
15	14	13	12	11	10	9	8
RSTKEY							
7	6	5	4	3	2	1	0
RSTKEY							

- RSTKEY: Restart Key**

0xC071 = Watchdog counter is restarted.

Other value = No effect.

**WD Status Register**

**Name:** WD\_SR  
**Access:** Read-only

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
-	-	-	-	-	-	-	-
7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	WDOVF

• **WDOVF: Watchdog Overflow**

0 = No watchdog overflow.

1 = A watchdog overflow has occurred since the last restart of the watchdog counter or since internal or external reset.

**WD Enabling Sequence**

To enable the Watchdog Timer the sequence is as follows:

1. Disable the Watchdog by clearing the bit WDEN:  
 Write 0x2340 to WD\_OMR  
 This step is unnecessary if the WD is already disabled (reset state).
2. Initialize the WD Clock Mode Register:  
 Write 0x373C to WD\_CMR  
 (HPCV = 15 and WDCLKS = MCK/8)
3. Restart the timer:  
 Write 0xC071 to WD\_CR
4. Enable the watchdog:  
 Write 0x2345 to WD\_OMR (interrupt enabled)



## Atmel Headquarters

*Corporate Headquarters*  
2325 Orchard Parkway  
San Jose, CA 95131  
TEL (408) 441-0311  
FAX (408) 487-2600

### *Europe*

Atmel SarL  
Route des Arsenaux 41  
Casa Postale 80  
CH-1705 Fribourg  
Switzerland  
TEL (41) 26-426-5555  
FAX (41) 26-426-5500

### *Asia*

Atmel Asia, Ltd.  
Room 1219  
Chinachem Golden Plaza  
77 Mody Road Tsimhatsui  
East Kowloon  
Hong Kong  
TEL (852) 2721-9778  
FAX (852) 2722-1369

### *Japan*

Atmel Japan K.K.  
9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
TEL (81) 3-3523-3551  
FAX (81) 3-3523-7581

## Atmel Operations

*Atmel Colorado Springs*  
1150 E. Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906  
TEL (719) 576-3300  
FAX (719) 540-1759

### *Atmel Irving*

6431 Longhorn Drive  
Irving, TX 75063  
TEL (972) 756-3000  
FAX (972) 756-3445

### *Atmel Rousset*

Zone Industrielle  
13106 Rousset Cedex  
France  
TEL (33) 4-4253-6000  
FAX (33) 4-4253-6001

### *Atmel Smart Card ICs*

Scottish Enterprise Technology Park  
East Kilbride, Scotland G75 0QR  
TEL (44) 1355-803-000  
FAX (44) 1355-242-743

### *Atmel Grenoble*

Avenue de Rochepleine  
BP 123  
38521 Saint-Egreve Cedex  
France  
TEL (33) 4-7658-3000  
FAX (33) 4-7658-3480

---

### *Fax-on-Demand*

North America:  
1-(800) 292-8635  
International:  
1-(408) 441-0732

### *e-mail*

literature@atmel.com

### *Web Site*

<http://www.atmel.com>

### *BBS*

1-(408) 436-4309



#### © Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel Corporation; SIAP is the trademark of Atmel Corporation.

ARM®, ARM7TDMI™ and Thumb® are trademarks of ARM, Ltd.; OakDSPCore® is the trademark of DSP Group, Inc. Other terms and product names in this document may be trademarks of others.



Printed on recycled paper.