

Data Sheet October 1999 FN3146.3

# 16-Channel/Differential 8-Channel, CMOS High Speed Analog Multiplexer

The HI-516 is a monolithic, dielectrically isolated, highspeed, high-performance CMOS analog multiplexer. It offers unique built-in channel selection decoding plus an inhibit input for disabling all channels. The dual function of address input A<sub>3</sub> enables the HI-516 to be user programmed either as a single ended 16-Channel multiplexer by connecting 'out A' to 'out B' and using A3 as a digital address input, or as an 8-Channel differential multiplexer by connecting A<sub>3</sub> to the V- supply. The substrate leakages and parasitic capacitances are reduced substantially by using the Intersil Dielectric Isolation process to achieve optimum performance in both high and low level signal applications. The low output leakage current (I<sub>D(OFF)</sub> < 100pA at 25°C) and fast settling (t<sub>SETTLE</sub> = 800ns to 0.01%) characteristics of the device make it an ideal choice for high speed data acquisition systems, precision instrumentation, and industrial process

For MIL-STD-883 compliant parts, request the HI-516/883 data sheet.

## Ordering Information

| PART NUMBER | TEMP.<br>RANGE (°C) | PACKAGE    | PKG.<br>NO. |
|-------------|---------------------|------------|-------------|
| HI3-0516-5  | 0 to 75             | 28 Ld PDIP | E28.6       |

## **Features**


| Access Time (Typical)                          |
|--|
| • Settling Time                                |
| • Low Leakage (Typical)  - I <sub>S(OFF)</sub> |
| • Low Capacitance (Max)  - C <sub>S(OFF)</sub> |
| Off Isolation at 500kHz                        |
| Low Charge Injection Error                     |
| Single Ended to Differential Selectable (SDS)  |
| Logic Level Selectable (LLS)                   |

## **Applications**

- Data Acquisition Systems
- · Precision Instrumentation
- · Industrial Control

## **Pinout**

HI-516 (PDIP) TOP VIEW



## Truth Tables

# HI-516 USED AS A 16-CHANNEL MULTIPLEXER OR DUAL 8-CHANNEL MULTIPLEXER (NOTE 1)

| USE A <sub>3</sub> AS DIGITAL ADDRESS INPUT |                |  |   | ON CHANNEL TO |       |      |
|---|----------------|--|---|---------------|-------|------|
| ENABLE                                      | A <sub>3</sub> | A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> |   | OUT A         | OUT B |      |
| L   | Х              | Х  | Х | Х             | None  | None |
| Н   | L              | L  | L | L             | 1A    | None |
| Н   | L              | L  | L | Н             | 2A    | None |
| Н   | L              | L  | Н | L             | 3A    | None |
| Н   | L              | L  | Н | Н             | 4A    | None |
| Н   | L              | Н  | L | L             | 5A    | None |
| Н   | L              | Н  | L | Н             | 6A    | None |
| Н   | L              | Н  | Н | L             | 7A    | None |
| Н   | L              | Н  | Н | Н             | 8A    | None |
| Н   | Н              | L  | L | L             | None  | 1B   |
| Н   | Н              | L  | L | Н             | None  | 2B   |
| Н   | Н              | L  | Н | L             | None  | 3B   |
| Н   | Н              | L  | Н | Н             | None  | 4B   |
| Н   | Н              | Н  | L | L             | None  | 5B   |
| Н   | Н              | Н  | L | Н             | None  | 6B   |
| Н   | Н              | Н  | Н | L             | None  | 7B   |
| Н   | Н              | Н  | Н | Н             | None  | 8B   |


## NOTE:

## HI-516 USED AS A DIFFERENTIAL 8-CHANNEL MULTIPLEXER

| A <sub>3</sub> CONNECTED TO V- SUPPLY |                |                | ON CHANNEL TO  |       |       |
|---------------------------------------|----------------|----------------|----------------|-------|-------|
| ENABLE                                | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> | OUT A | OUT B |
| L                                     | Х              | Х              | Х              | None  | None  |
| Н                                     | L              | L              | L              | 1A    | 1B    |
| Н                                     | L              | L              | Н              | 2A    | 2B    |
| Н                                     | L              | Н              | L              | 3A    | 3B    |
| Н                                     | L              | Н              | Н              | 4A    | 4B    |
| Н                                     | Н              | L              | L              | 5A    | 5B    |
| Н                                     | Н              | L              | Н              | 6A    | 6B    |
| Н                                     | Н              | Н              | L              | 7A    | 7B    |
| Н                                     | Н              | Н              | Н              | 8A    | 8B    |

<sup>1.</sup> For 16-channel single-ended function, tie 'out A' to 'out B'; for dual 8-channel function use the  $\rm A_3$  address pin to select between MUX A and MUX B, where MUX A is selected with  $\rm A_3$  low.

## Functional Block Diagram



| A <sub>3</sub> DECODE |   |   |  |  |  |
|-----------------------|---|---|--|--|--|
| A <sub>3</sub>        | Q | Θ |  |  |  |
| Н                     | Н | L |  |  |  |
| L                     | L | Н |  |  |  |
| V-                    | L | L |  |  |  |

## **Absolute Maximum Ratings**

| V+ to V  |
|--|
| (V <sub>IN</sub> , V <sub>OU</sub> I)                              |
| Digital Input Voltage:   |
| TTL Levels Selected (V <sub>DD</sub> /LLS Pin = GND or Open)       |
| V <sub>A0-2</sub> 6V to +6V  |
| V <sub>A3/SDS</sub> (V-) -2V to (V+) +2V                           |
| CMOS Levels Selected (V <sub>DD</sub> /LLS Pin = V <sub>DD</sub> ) |
| V <sub>A0-3</sub> 2V to (V+) +2V                                   |

## **Thermal Information**

| θ <sub>JA</sub> ( <sup>o</sup> C/W)  |
|--------------------------------------|
| 60                                   |
|                                      |
| 150 <sup>o</sup> C                   |
| <sup>o</sup> C to 150 <sup>o</sup> C |
| 300°C                                |
|                                      |

## **Operating Conditions**

| Temperature Ranges |             |
|--------------------|-------------|
| HI-516-5           | 0°C to 75°C |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

2.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

|  | TEST<br>CONDITIONS | TEMP<br>(°C) | -5                 |      |                    |       |
|--|--------------------|--------------|--------------------|------|--------------------|-------|
| PARAMETER  |                    |              | MIN                | TYP  | MAX                | UNITS |
| DYNAMIC CHARACTERISTICS                            |                    |              | 1                  |      |                    | ı     |
| Access Time, t <sub>A</sub>                        |                    | 25           | -                  | 130  | 175                | ns    |
|  |                    | Full         | -                  | -    | 225                | ns    |
| Break-Before-Make Delay, t <sub>OPEN</sub>         |                    | 25           | 10                 | 20   | -                  | ns    |
| Enable Delay (ON), t <sub>ON(EN)</sub>             |                    | 25           | -                  | 120  | 175                | ns    |
| Enable Delay (OFF), t <sub>OFF(EN)</sub>           |                    | 25           | -                  | 140  | 175                | ns    |
| Settling Time                                      | To 0.1%            | 25           | -                  | 250  | -                  | ns    |
|  | To 0.01%           | 25           | -                  | 800  | -                  | ns    |
| Charge Injection Error                             | Note 6             | 25           | -                  | -    | 20                 | mV    |
| Off Isolation                                      | Note 7             | 25           | 55                 | -    | -                  | dB    |
| Channel Input Capacitance, C <sub>S(OFF)</sub>     |                    | 25           | -                  | -    | 10                 | pF    |
| Channel Output Capacitance,<br>C <sub>D(OFF)</sub> |                    | 25           | -                  | -    | 25                 | pF    |
| Digital Input Capacitance, C <sub>A</sub>          |                    | 25           | -                  | -    | 10                 | pF    |
| Input to Output Capacitance,<br>CDS(OFF)           |                    | 25           | -                  | 0.02 | -                  | pF    |
| DIGITAL INPUT CHARACTERISTICS                      |                    |              |                    |      | •                  | ,     |
| Input Low Threshold, V <sub>AL</sub> (TTL)         | Note 3             | Full         | -                  | -    | 0.8                | V     |
| Input High Threshold, V <sub>AH</sub> (TTL)        | Note 3             | Full         | 2.4                | -    | -                  | V     |
| nput Low Threshold, V <sub>AL</sub> (CMOS)         | Note 3             | Full         | -                  | -    | 0.3V <sub>DD</sub> | V     |
| nput High Threshold, V <sub>AH</sub> (CMOS)        | Note 3             | Full         | 0.7V <sub>DD</sub> | -    | -                  | V     |
| nput Leakage Current, I <sub>AH</sub> (High)       |                    | Full         | -                  | -    | 1                  | μΑ    |

## **Electrical Specifications**

 $\begin{aligned} &\text{Supplies} = +15\text{V}, \ -15\text{V}; \ \text{V}_{AH} \ (\text{Logic Level High}) = 2.4\text{V}, \ \text{V}_{AL} \ (\text{Logic Level Low}) = 0.8\text{V}; \\ &\text{V}_{DD}/\text{LLS} = \text{GND.} \ (\text{Note 3}) \ \text{Unless Otherwise Specified} \ \ \textbf{(Continued)} \end{aligned}$ 

| PARAMETER  | TEST                   | TEMP | -5  |      |       |       |
|--|------------------------|------|-----|------|-------|-------|
|  | CONDITIONS             | (°C) | MIN | TYP  | MAX   | UNITS |
| Input Leakage Current, I <sub>AL</sub> (Low)       |                        | Full | -   | -    | 25    | μΑ    |
| ANALOG CHANNEL CHARACTERISTICS                     |                        | -    |     |      |       |       |
| Analog Signal Range, V <sub>IN</sub>               | Note 4                 | Full | -15 | -    | +15   | V     |
| On Resistance, r <sub>ON</sub>                     | Note 5                 | 25   | -   | 620  | 750   | Ω     |
|  |                        | Full | -   | -    | 1,000 | Ω     |
| Off Input Leakage Current, I <sub>S(OFF)</sub>     |                        | 25   | -   | 0.01 | -     | nA    |
|  |                        | Full | -   | -    | 50    | nA    |
| Off Output Leakage Current,<br>I <sub>D(OFF)</sub> |                        | 25   | -   | 0.03 | -     | nA    |
|  |                        | Full | -   | -    | 100   | nA    |
| On Channel Leakage Current, I <sub>D(ON)</sub>     |                        | 25   | -   | 0.04 | -     | nA    |
| POWER SUPPLY CHARACTERISTICS                       |                        |      |     |      |       |       |
| Power Dissipation, PD                              |                        | Full | -   | -    | 900   | mW    |
| I+, Current  | V <sub>EN</sub> = 2.4V | Full | -   | -    | 30    | mA    |
| I-, Current  |                        | Full | -   | -    | 30    | mA    |

### NOTES:

- 3.  $V_{DD}/LLS$  pin = open or grounded for TTL compatibility.  $V_{DD}/LLS$  pin =  $V_{DD}$  for CMOS compatibility.
- 4. At temperatures above  $90^{\circ}$ C, care must be taken to assure  $V_{IN}$  remains at least 1V below the  $V_{SUPPLY}$  for proper operation.
- 5.  $V_{IN} = \pm 10V$ ,  $I_{OUT} = -100 \mu A$ .
- 6.  $V_{IN}$  = 0V,  $C_L$  = 100pF, enable input pulse = 3V, f = 500kHz.
- 7.  $V_{EN} = 0.8V$ ,  $V_{IN} = 3V_{RMS}$ , f = 500kHz,  $C_L = 40pF$ ,  $R_L = 1K$ , Pin 3 grounded.

## $\textbf{\textit{Test Circuits and Waveforms}} \ \ V_{DD}/LLS = GND, \ Unless \ Otherwise \ Specified.$




FIGURE 1. ON RESISTANCE TEST CIRCUIT




FIGURE 2. ID(OFF) TEST CIRCUIT (NOTE 8)




FIGURE 3. I<sub>S(OFF)</sub> TEST CIRCUIT (NOTE 8)




FIGURE 4. ID(ON) TEST CIRCUIT (NOTE 8)




FIGURE 5A. MEASUREMENT POINTS





FIGURE 5B. TEST CIRCUIT

## NOTE:

8. Two measurements per channel: ±10V and ∓10V. (Two measurements per device for I<sub>D(OFF)</sub> ±10V and ∓10V).

FIGURE 6. ACCESS TIME

## **Test Circuits and Waveforms** $V_{DD}/LLS = GND$ , Unless Otherwise Specified. (Continued)







FIGURE 7A. MEASUREMENT POINTS

FIGURE 7B. TEST CIRCUIT

FIGURE 7. BREAK-BEFORE-MAKE DELAY








FIGURE 8A. MEASUREMENT POINTS

FIGURE 8B. TEST CIRCUIT

FIGURE 8. ENABLE DELAYS





## FIGURE 9A. MEASUREMENT POINTS

FIGURE 9B. TEST CIRCUIT

 $\Delta V_{O}$  is the measured voltage error due to charge injection. The error in coulombs is Q =  $C_{L}$  x  $\Delta V_{O}$ .

FIGURE 9. CHARGE INJECTION

## Die Characteristics

**DIE DIMENSIONS:** 

2250µm x 3720µm x 485µm

**METALLIZATION:** 

Type: CuAl

Thickness: 16kÅ ±2kÅ

### PASSIVATION:

Type: Nitride Over Silox Nitride Thickness: 3.5kÅ ±1kÅ Silox Thickness: 12kÅ ±2kÅ

### **WORST CASE CURRENT DENSITY:**

 $1.64 \times 10^5 \text{ A/cm}^2$ 

## Metallization Mask Layout

#### HI-516

A<sub>2</sub> A<sub>3</sub>/SDS **ENABLE** V<sub>DD</sub>/LLS GND (18) (17) (16) (15) (14) (13) IN 1/1A (19) (10) IN 9/1B IN 2/2A (20) (9) IN 10/2B (8) IN 11/3B IN 3/3A (21) (7) IN 12/4B IN 4/4A (22) (6) IN 13/5B IN 5/5A (23) IN 6/6A (24) (5) IN 14/6B (4) IN 15/7B IN 7/7A (25) (3) IN 16/8B IN 8/8A (26) TELT E0206A (27)(28)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com