# MEMORY cmos 256K × 16 BITS HYPER PAGE MODE DYNAMIC RAM

# MB81V4265-60/-70

#### CMOS 262,144 × 16 BITS Hyper Page Mode Dynamic RAM

#### DESCRIPTION

The Fujitsu MB81V4265 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16-bit increments. The MB81V4265 features the "hyper page" mode of operation which provides extended valid time for data output and higher speed random access of up to 512×16-bits of data within the same row than the fast page mode. The MB81V4265-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB81V4265 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

#### PRODUCT LINE & FEATURES

Param	neter	MB81V4265-60	MB81V4265-70	
RAS Access Time		60 ns max.	70 ns max.	
CAS Access Time		20 ns max.	20 ns max.	
Address Access Time		30 ns max.	35 ns max.	
Random Cycle Time		104 ns min.	119 ns min.	
Hyper Page Mode Cycle Ti	me	25 ns min.	30 ns min.	
Low Power Dissipation	Operating current	378 mW max.	335 mW max.	
Low Power Dissipation	Standby current	7.2 mW max. (LVTTL level)/3.6 mW max. (CMOS		

- 262,144 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 512 refresh cycles every 8.2 ms
- 9 rows  $\times$  9 columns, addressing scheme
- Early write or OE controlled Write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Storage Temperature	Tstg	-55 to +125	°C
Temperature under Bias	TBIAS	0 to +70	°C

WARNING: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### PACKAGE



#### Package and Ordering Information

- 40-pin plastic (400 mil) SOJ,order as MB81V4265-xxPJ

- 44-pin plastic (400 mil) TSOP-II with normal bend leads,order as MB81V4265-xxPFTN




#### ■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to Aa	CIN1	—	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	CIN2	_	7	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	—	7	pF


#### ■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function			
A <sub>0</sub> to A <sub>8</sub>	Address inputs			
	row : Ao to As column : Ao to As			
	Coldmin : All to As			
RAS	Row address strobe			
LCAS	Lower column address strobe			
UCAS	Upper column address strobe			
WE	Write enable			
ŌĒ	Output enable			
DQ1 to DQ16	Data Input/ Output			
Vcc	+3.3 volt power supply			
Vss	Circuit ground			
N.C.	No connection			

44-Pin TSOP: (TOP VIEW)

<Normal Bend: FPT-44P-M07>



#### RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply voltage	I	Vss	0	0	0		0°C to +70°C
Input High Voltage, all inputs	*1	Vін	2.0		Vcc+0.3	V	0000+700
Input Low Voltage, all inputs*	*1	Vı∟	-0.3		0.8	V	

\*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

#### ■ FUNCTIONAL OPERATION

#### **ADDRESS INPUTS**

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits (A0 to A8) are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0-through-A9 and latched with the row address strobe (RAS) then, nine column address bits are input and latched with the column address strobe (LCAS or UCAS). Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS, respectively. The address latches are of the flow-through type; thus, address information appearing after tRAH (min) + tT is automatically treated as the column address.

#### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

#### DATA INPUT

Input data is written into memory in either of three basic ways : an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS} / \overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ<sub>1</sub> to DQ<sub>8</sub> is strobed by LCAS and DQ<sub>9</sub> to DQ<sub>16</sub> is strobed by UCAS and the setup/hold times are referenced to each LCAS and UCAS because WE goes Low before LCAS / UCAS. In a delayed write or a read-modify-write cycle, WE goes Low after LCAS / UCAS; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.

#### DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.
- tcac : from the falling edge of LCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tRCD is greater than tRCD (max).
- taa : from column address input when trad is greater than trad (max), and trcd (max) is satisfied.
- toEA : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa.
- $t_{OEZ}$ : from  $\overline{OE}$  inactive
- toff : from  $\overline{CAS}$  inactive while  $\overline{RAS}$  inactive.
- $t_{OFR}$ : from RAS inactive while CAS inactive.
- twez: from  $\overline{WE}$  active while  $\overline{CAS}$  inactive.

The data remains valid after either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{LCAS}$  (and/or  $\overline{UCAS}$ ) are inactive, or  $\overline{CAS}$  is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### HYPER PAGE MODE OF OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 512×16-bits can be accessed and, when multiple MB81V4265s are used, CAS is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when CAS is inactive until CAS is reactivated.

### ■ DC CHARACTERISTICS

Denemator	Nataa		0	O an dition	Va	lue	11
Parameter	Notes		Symbol	Condition	Min.	Max.	Unit
Output High Voltage	*1		Vон	Iон = -2.0 mA	2.4	—	v
Output Low Voltage	*1		Vol	IoL = 2.0 mA	—	0.4	
Input Leakage Current (Any Input)				$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq 3.6 \ \text{V}; \\ 3.0 \ \text{V} \leq V_{\text{CC}} \leq 3.6 \ \text{V}; \\ \text{V}_{\text{SS}} = 0 \ \text{V}; \ \text{All other pins not} \\ \text{under test} = 0 \ \text{V} \end{array} \qquad -10$		10	μA
Output Leakage Current			DQ(L)	$0 V \le V_{OUT} \le 3.6 V;$ Data out disabled	-10	10	
Operating Current (Average Power	*2	MB81V4265-60		RAS & LCAS, UCAS cycling;		105	- mA
Supply Current)	_	MB81V4265-70		t <sub>RC</sub> = min		93	
Standby Current (Power Supply		LVTTL Level		$\overline{RAS} = \overline{LCAS} = \overline{UCAS} = V_{IH}$		2.0	mA
Current)		CMOS Level	- Icc2	$\overline{RAS} = \overline{LCAS} = \overline{UCAS} \ge V_{CC} - 0.2 V$		1.0	
Refresh Current #1 (Average Power	*2	MB81V4265-60	– Іссз	LCAS = UCAS = V⊮, RAS cycling;		105	mA
Supply Current)	Z	MB81V4265-70	1003	t <sub>RC</sub> = min		93	
Hyper Page Mode	*2	MB81V4265-60		RAS = V <sub>IL</sub> , LCAS / UCAS cycling;		105	mA
Current	2	MB81V4265-70		thec = min		93	
Refresh Current #2 (Average Power	*2	MB81V4265-60	- Icc5	RAS cycling; CAS-before-RAS;	_	105	m۸
Supply Current)	Z	MB81V4265-70	1005	$t_{RC} = min$		93	mA

### ■ AC CHARACTERISTICS

	commended operating conditio				/4265-60	Notes MB81V	<del></del>	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	4205-70 Max.	Unit
1	Time Between Refresh		<b>t</b> REF		8.2		8.2	ms
2	Random Read/Write Cycle Time		<b>t</b> RC	104		119		ns
3	Read-Modify-Write Cycle Time		trwc	138		158		ns
4	Access Time from RAS	*6,9	<b>t</b> RAC		60		70	ns
5	Access Time from CAS	*7,9	<b>t</b> CAC		20	_	20	ns
6	Column Address Access Time	*8,9	<b>t</b> AA	_	30	_	35	ns
7	Output Hold Time		tон	5		5	_	ns
8	Output Hold Time from CAS		tонс	5		5	_	ns
9	Output Buffer Turn On Delay Time		<b>t</b> on	0		0	_	ns
10	Output Buffer Turn off Delay Time	*10	toff		15	_	15	ns
11	Output Buffer Turn Off Delay Time fr RAS	om	tofr	_	15	_	15	ns
12	Output Buffer Turn Off Delay Time fr	om	twez	_	15	_	15	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		<b>t</b> RP	40	—	45	—	ns
15	RAS Pulse Width		<b>t</b> ras	60	100000	70	100000	ns
16	RAS Hold Time		<b>t</b> RSH	20	—	20	—	ns
17	CAS to RAS Precharge Time	*21	<b>t</b> CRP	0	—	0	—	ns
18	RAS to CAS Delay Time *	11,12, 22	<b>t</b> RCD	14	40	14	50	ns
19	CAS Pulse Width		<b>t</b> CAS	10	—	10	—	ns
20	CAS Hold Time		tсsн	40	—	50	—	ns
21	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	10	—	10	—	ns
22	Row Address Set Up Time		<b>t</b> ASR	0	—	0	—	ns
23	Row Address Hold Time		<b>t</b> RAH	10	—	10	—	ns
24	Column Address Set Up Time		tasc	0	—	0	_	ns
25	Column Address Hold Time		tсан	10	—	10	_	ns
26	RAS to Column Address Delay Time	*13	<b>t</b> RAD	12	30	12	35	ns
27	Column Address to RAS Lead Time		<b>t</b> RAL	30	—	35		ns
28	Column Address to CAS Lead Time		<b>t</b> CAL	23	—	28		ns
29	Read Command and Set Up Time		trcs	0	—	0		ns
30	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0	—	0	_	ns
31	Read Command Hold Time Referenced to CAS	*14	<b>t</b> RCH	0	_	0	_	ns
32	Write Command Set Up Time	*15	twcs	0	_	0		ns
33	Write Command Hold Time		twcн	10	—	10		ns
34	WE Pulse Width		twp	10	—	10	_	ns
35	Write Command to RAS Lead Time		<b>t</b> RWL	15	_	20	_	ns

(Continued)

(Continued)


No.	Parameter Notes	Symbol	MB81\	/4265-60	MB81V	/4265-70	Unit
NO.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
36	Write Command to CAS Lead Time	tcw∟	10	—	10	_	ns
37	DIN Set Up Time	tos	0	—	0	_	ns
38	DIN Hold Time	tон	10	_	10	_	ns
39	RAS to WE Delay Time	<b>t</b> rwd	77	_	87	_	ns
40	CAS to WE Delay Time	tcwd	37	_	37	_	ns
41	Column Address to WE Delay *20	tawd	47	_	52	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh Cycles)	<b>t</b> RPC	10	_	10		ns
43	CAS Set Up Time for CAS-before-RAS Refresh	<b>t</b> CSR	0	_	0		ns
44	CAS Hold Time for CAS-before-RAS Refresh	<b>t</b> CHR	10	_	10	_	ns
45	Access Time from OE *9	<b>t</b> OEA		20		20	ns
46	Output Buffer Turn Off Delay from *10	toez	_	15	—	15	ns
47	OE to RAS Lead Time for Valid Data	<b>t</b> oel	10	_	10	_	ns
48	OE to CAS Lead Time	tcol	5	_	5	_	ns
49	OE Hold Time Referenced to WE *16	toeн	0	_	0	_	ns
50	OE to Data in Delay Time	toed	15	_	15	_	ns
51	DIN to CAS Delay Time *17	tozc	0	_	0	_	ns
52	DIN to OE Delay Time *17	tdzo	0	_	0	_	ns
53	CAS to Data in Delay Time	tcdd	15	_	15	_	ns
54	RAS to Data in Delay Time	<b>t</b> RDD	15	—	15	_	ns
55	Column Address Hold Time from RAS	tar	26	—	26	_	ns
56	Write Command Hold Time from RAS	twcr	24	_	24	_	ns
57	DIN Hold Time Referenced to RAS	<b>t</b> dhr	24	_	24	_	ns
58	OE Precharge Time	toep	10	_	10	_	ns
59	OE Hold Time Referenced to CAS	tоесн	10	—	10	_	ns
60	WE Precharge Time	twpz	10	—	10	_	ns
61	WE to Data in Delay Time	twed	15	_	15	_	ns
62	Hyper Page Mode RAS Pulse Width	<b>t</b> RASP	60	200000	70	200000	ns
63	Hyper Page Mode Read/Write Cycle Time	<b>t</b> HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time	<b>t</b> HPRWC	66	_	71	_	ns
65	Access Time from CAS Precharge *9,18	<b>t</b> CPA	_	35	_	40	ns
66	Hyper Page Mode CAS Pulse Width	t <sub>CP</sub>	10	_	10	-	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	tкнср	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	tcpwd	52	_	57	_	ns

- Notes:\*1. Referenced to Vss. To all Vcc(Vss) pins, the same supply voltage should be applied.
  - \*2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ ,  $V_{IL} > -0.3$  V. Icc1, Icc3 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ .

Icc4 is specified at one time of address change during one Page cycle.


- \*3. An initial pause (RAS=CAS=V<sub>H</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- \*4. AC characteristics assume  $t_T = 2$  ns.
- \*5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V<sub>IH</sub>(min) and V<sub>IL</sub>(max) for measuring timing of input signals. Also, the transition time(t<sub>T</sub>) is measured between V<sub>IH</sub>(min) and V<sub>IL</sub>(max). The output reference levels are V<sub>OH</sub>=2.0 V and V<sub>OL</sub>=0.8 V.
- \*6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- \*7. If trcd  $\geq$  trcd (max), trad  $\geq$  trad (max), and tasc  $\geq$  taa- tcac tt, access time is tcac.
- \*8. If  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{ASC} \le t_{AA} t_{CAC} t_{T}$ , access time is  $t_{AA}$ .
- \*9. Measured with a load equivalent to one TTL load and 100 pF.
- \*10. toff and toez are specified that output buffer change to high impedance state.
- \*11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*12. trcd (min) = trah (min)+ 2tr + tasc (min).
- \*13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*14. Either tRRH or tRCH must be satisfied for a read cycle.
- \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twcs < twcs (min).
- \*17. Either tozc or tozo must be satisfied.
- \*18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- \*19. Assumes that CAS-before-RAS refresh.
- \*20. The last  $\overline{CAS}$  rising edge.
- \*21. The first  $\overline{CAS}$  falling edge.




#### ■ FUNCTIONAL TRUTH TABLE


		Clo	ock Inj	out		Address Input		Input/Output Data					
Operation Mode	RAS		UCAS	WE	ŌĒ	Row	Column	DQ₁ t	o DQଃ	DQ₀ t	<b>o DQ</b> 16	Refresh	Note
	KAS	LUAS	UCAS	VVE	UE	ROW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	х	Valid	Valid	Valid  Valid	High-Z	 Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid  Valid	Valid High-Z Valid	 Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	н	н	х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	х		_	_	High-Z	_	High-Z	Yes	tcsr≥tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н	L				Valid High-Z Valid		High-Z Valid Valid	Yes	Previous data is kept.


X : "H" or "L" \* : It is impossible in Hyper Page Mode.




However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.











This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toEA, whichever one is the latest in occurring.





address. This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t<sub>CAC</sub>, t<sub>AA</sub>, t<sub>CPA</sub>, or t<sub>OEA</sub>, whichever one is the latest in occurring.




dress. This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toEA, whichever


one is the latest in occurring ..






#### 19










Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. After a CAS-before-RAS refresh cycle, if LCAS or UCAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A<sub>0</sub> through A<sub>8</sub> are defined by the on-chip refresh counter.

Column Address: Bits A<sub>0</sub> through A<sub>8</sub> are defined by latching levels on A<sub>0</sub> to A<sub>8</sub> at the second falling edge of  $\overline{LCAS}$  or  $\overline{UCAS}$ 

The CAS-before-RAS Counter Test procedure is as follows;

1) Normalize the internal refresh address counter by using 8 RAS-only refresh cycles.

...


- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; After reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
  5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory
  - ) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memo locations.

		(At recommended operating conditions unless otherw								
Barrantan	Symbol	MB81V4	265-60	MB81V4	Unit					
Parameter	Symbol	Min.	Max.	Min. Max.						
Access Time from $\overline{CAS}$	<b>t</b> FCAC	—	55	—	55	μs				
Column Address Hold Time	tғсан	30	—	30	—	ns				
CAS to WE Delay Time	trcwd	80	_	80	_	ns				
CAS Pulse Width	<b>t</b> FCAS	55	_	55	_	μs				
RAS Hold Time	tFRSH	55	_	55	_	ns				
CAS Hold Time	tғсsн	85	—	85	_	ns				
	Column Address Hold Time CAS to WE Delay Time CAS Pulse Width RAS Hold Time	Parameter     Symbol       Access Time from CAS     tFCAC       Column Address Hold Time     tFCAH       CAS to WE Delay Time     tFCWD       CAS Pulse Width     tFCAS       RAS Hold Time     tFRSH	Parameter     Symbol     MB81V4       Access Time from CAS     trcAc     —       Column Address Hold Time     trcAH     30       CAS to WE Delay Time     trcWD     80       CAS Pulse Width     trcAs     55       RAS Hold Time     trRsH     55	MB81V4265-60ParameterSymbolMB81V4265-60Min.Max.Access Time from CAStFCAC—Column Address Hold TimetFCAH30—CAS to WE Delay TimetFCWD80—CAS Pulse WidthtFCAS55—RAS Hold TimetFRSH55—	MB81V4265-60MB81V4ParameterSymbolMB81V4265-60MB81V4Access Time from CAS $t_{FCAC}$ —55—Column Address Hold Time $t_{FCAH}$ 30—30CAS to WE Delay Time $t_{FCMD}$ 80—80CAS Pulse Width $t_{FCAS}$ 55—55RAS Hold Time $t_{FRSH}$ 55—55	MB81V4265-60MB81V4265-70ParameterSymbolMin.Max.Min.Max.Access Time from CAStrcAc-55-55Column Address Hold TimetrcAr30-30-CAS to WE Delay TimetrcAs80-80-CAS Pulse WidthtrcAs55-55-RAS Hold TimetrRsH55-55-				


6) Reverse test data and repeat procedures 3), 4), and 5).

**Note:** Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle only.

#### ■ PACKAGE DIMENSIONS



(Continued)



# **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED **Corporate Global Business Support Division Electronic Devices** KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.