

FEATURES

- 131,072 × 8 bit organization
- Access times (MAX.): 60/80/100 ns
- Cycle times (MIN.): 100/130/160 ns
- Power consumption:
Operating: 572/440/358 mW (MAX.)
Standby: 275 µW (MAX.) in self-refresh mode
- CS Control Type
CS Standby Mode Available
- TTL compatible I/O
- Available for auto-refresh and self-refresh modes
- 512 refresh cycles/8 ms
- Packages:
32-pin, 600-mil DIP
32-pin, 525-mil SOP
32-pin, 8 × 20 mm² TSOP (Type I)
(normal and reverse bend pins)

DESCRIPTION

The LH5P8129 is a 1M bit Pseudo-Static RAM organized as 131,072 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

A PSRAM uses on-chip refresh circuitry with a DRAM memory cell for pseudo static operation which eliminates external clock inputs, while considering the pinout compatibility with industry standard SRAMs. The advantage is the cost savings realized with the lower cost PSRAM.

The LH5P8129 PSRAM has the ability to fill the gap between DRAM and SRAM by offering low cost, low power standby and a simple interface.

PIN CONNECTIONS





Figure 1. Pin Connections for DIP and SOP Packages



5P8129-2

Figure 2. Pin Connections for TSOP Packages

TRUTH TABLE

CE	CS	OE	R/W	RFSH	A₀ - A₁₆	I/O₁ - I/O₈	MODE
L	H	L	H	H	VX	D _{OUT}	Read
L	H	X	L	H	VX	D _{IN}	Write
L	H	H	H	H	VX	High-Z	CE only refresh
L	L	X	X	X	X	High-Z	CS standby
H	X	X	X	L	X	High-Z	Auto/Self refresh
H	X	X	X	H	X	High-Z	Standby

NOTES:

H = High at V_{IN} = V_{CC} + 0.3 V to V_{IH} (MIN.)

L = Low at V_{IN} = V_{IL} (MAX.) to -1.0 V

X = Don't care at V_{CC} + 0.3 V to -1.0 V

VX = Input when CE = L, then Don't Care




Figure 3. LH5P8129 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₁₆	Address input
R/W	Read/Write input
OE	Output Enable input
CE	Chip Enable input

SIGNAL	PIN NAME
CS	Chip Select input
RFSH	Refresh input
I/O ₀ - I/O ₇	Data input/output

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Applied voltage on any pins	V _T	-1.0 to +7.0	V	1
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Output short circuit current	I _O	50	mA	
Power consumption	P _D	600	mW	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input voltage	V _{IH}	2.4		V _{CC} + 0.3	V
	V _{IL}	-1.0		0.8	V

CAPACITANCE (T_A = 0 to +70°C, f = 1MHz, V_{CC} = 5.0 V ± 10%)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input capacitance	A ₀ - A ₁₆	C _{IN1}	8	pF
	R/W, \overline{OE}	C _{IN2}	5	pF
	\overline{CE} , CS	C _{IN3}	5	pF
	RFSH	C _{IN4}	5	pF
Input/output capacitance	I/O ₀ - I/O ₇	C _{OUT1}	10	pF

DC CHARACTERISTICS (T_A = 0 to +70°C, V_{CC} = 5.0 V ± 10%)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE	
Operating current	LH5P8129-60	I _{CC1}	t _{RC} = t _{RC} (MIN)	104	mA	1, 2	
	LH5P8129-80			80			
	LH5P8129-10			65			
Standby current	TTL Input	I _{CC2}		1	mA	1, 3	
	CMOS Input			0.05			
Self-refresh average current	TTL Input	I _{CC3}		1	mA	1, 5	
	CMOS Input			0.05			
CPU internal cycle average current	LH5P8129-60	I _{CC4}	(R/W = \overline{OE} = V _{IH})	104	mA	1, 2	
	LH5P8129-80			80			
	LH5P8129-10			65			
Input leakage current	I _{LI}	0 V ≤ V _{IN} ≤ 6.5 V 0 V on all other test pins		-10	10	μA	
I/O leakage current	I _{LO}	0 V ≤ V _{OUT} ≤ V _{CC} + 0.3 V Output in high-impedance state		-10	10	μA	
Output HIGH voltage	V _{OH}	I _{OUT} = 1 mA		2.4		V	
Output LOW voltage	V _{OL}	I _{OUT} = 4 mA			0.4	V	

NOTES:


- The output pins are in high-impedance state
- I_{CC1} and I_{CC4} depend on the cycle time
- $\overline{CE} = V_{IH}$, RFSH = V_{IH}
- $\overline{CE} = V_{CC} - 0.2$ V, RFSH = V_{CC} - 0.2 V
- $\overline{CE} = V_{IH}$, RFSH = V_{IL}
- $\overline{CE} = V_{CC} - 0.2$ V, RFSH = 0.2 V

AC ELECTRICAL CHARACTERISTICS^{1,2,3} (TA = 0 to +70°C, VCC = 5.0 V ± 10%)

PARAMETER	SYMBOL	LH5P8129-60		LH5P8129-80		LH5P8129-10		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Random read, write cycle time	tRC	100		130		160		ns	
Read modify write cycle time	tRMW	155		195		235		ns	
CE pulse width	tCE	60	10,000	80	10,000	100	10,000	ns	
CE precharge time	tP	30		40		50		ns	
Address setup time	tAS	0		0		0		ns	4
Address hold time	tAH	15		20		25		ns	4
Read command setup time	tRCS	0		0		0		ns	
Read command hold time	tRCH	0		0		0		ns	
CE access time	tCEA		60		80		100	ns	5
OE access time	tOEA		25		30		35	ns	5
CE to output in Low-Z	tCLZ	20		20		20		ns	
OE to output in Low-Z	tOLZ	0		0		0		ns	
Output enable from end of write	tWLZ	0		0		0		ns	
Chip disable to output in High-Z	tCHZ		20		25		30	ns	
Output disable to output in High-Z	tOHZ		20		25		30	ns	
Write enable to output in High-Z	tWHZ		20		25		30	ns	
OE setup time	tOES	0		0		0		ns	
OE hold time	tOEH	10		10		10		ns	
CS setup time	tCSS	0		0		0		ns	
CS hold time	tCSH	15		20		25		ns	
Write command pulse width	tWP	30		30		30		ns	
Write command setup time	tWCS	30		30		30		ns	
Write command hold time	tWCH	40		50		60		ns	
Data setup time from write	tDSW	25		30		35		ns	6
Data setup time from CE	tDSC	25		30		35		ns	6
Data hold time from write	tDHW	0		0		0		ns	6
Data hold time from CE	tDHC	0		0		0		ns	6
Transition time (rise and fall)	tT	3	35	3	35	3	35	ns	
Refresh time interval	tREF		8		8		8	ms	
Refresh command hold time	tRHC	15		15		15		ns	
Auto refresh cycle time	tFC	100		130		160		ns	
Refresh delay time from CE	tRFD	30		40		50		ns	
Refresh pulse width (Auto refresh)	tFAP	30	8,000	30	8,000	30	8,000	ns	
Refresh precharge time (Auto refresh)	tFP	30		30		30		ns	
Refresh pulse width (Self refresh)	tFAS	8,000		8,000		8,000		ns	
CE delay time from refresh precharge (Self refresh)	tFRS	140		160		190		ns	

NOTES:

- In order to initialize the circuit, CE should be kept in V_{IH} for 100 µs after power-up.
- AC characteristics are measured at t_r = 5 ns.
- AC characteristics are measured at the following condition (see figure at right).
- Address is latched at the negative edge of CE.
- Measured with a load equivalent to 2TTL + 100 pF.
- Data is latched at the positive edge of W/R or at the positive edge of CE.



5P8129-4





Figure 4. Read Cycle

Figure 5. Write Cycle 1 ($\overline{OE} = \text{HIGH}$)





Figure 6. Write Cycle 2 (\overline{OE} Clock)

Figure 7. Write Cycle 3 ($\overline{OE} = \text{LOW}$)

5P8129-8




Figure 8. Read-Modify-Write Cycle



Figure 9. \overline{CE} Only Refresh

Figure 10. Auto Refresh Cycle




Figure 11. Self Refresh Cycle




Figure 12. CS Standby Mode

ORDERING INFORMATION

LH5P8129	X	- ##
Device Type	Package	Speed
		60L 60
		80L 80 Access Time (ns)
		10L 100
		Blank 32-pin, 600-mil DIP (DIP32-P-600)
		N 32-pin, 525-mil SOP (SOP32-P-525)
		T 32-pin, 8 x 20 mm ² TSOP(I) (TSOP32-P-0820)
		TR 32-pin, 8 x 20 mm ² TSOP(I) Reverse bend (TSOP32-P-0820)
CMOS 1M (128K × 8) CS Control Pseudo-Static RAM		
Example: LH5P8129N-60L (CMOS 1M (128K × 8) Pseudo-Static RAM, 60 ns, 32-pin, 525-mil SOP)		
5P8129-14		