TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T6K01

COLUMN DRIVER LSI FOR A DOT MATRIX GRAPHIC LCD


The T6K01 is a column (segment) driver for a dot matrix graphic LCD. The T6K01 offers low power consumption, due to the CMOS Si-Gate process. It is designed to interface directly with a microprocessor unit (MPU). A program running on the MPU can drive the T6K01 asynchronously. The T6K01 stores data transferred from the MPU in its built-in RAM. The data stored in the built-in display RAM corresponds to the image on the LCD screen; the data is converted into the LCD drive signal. A configuration of two T6K01s and one T6C03 can be used to drive a 480 × 160-dot LCD.

Features


- Dot matrix graphic LCD column driver with display RAM
- Display RAM capacity: 160 lines × 240 outputs = 38400 bits
- LCD drive output: 240
- Interface: 8-bit MPU
- Relation between RAM data and display RAM bit data = 1 → display ON RAM bit data = 0 → display OFF
- Display OFF function
- Low power consumption
- Logic power supply: 2.7 to 3.3 V
- LCD power supply: 8.0 to 26.0 V
- CMOS Process
- Package: TCP (Tape Carrier Package)

		Unit: mm		
T6K01	LEAD PITCH	PITCH		
TORUT	IN	OUT		
(UAM, 4NS)	0.8	0.14		
authorized Toshiba dealer for information on package dimensions.				
dimensions.				

Block Diagram



Pin Assignment



Note: The above diagram shows the pin configuration of the LSI chip; it does not show the configuration of the tape carrier package.

Pin Functions

Pin Name	Pin No.	I / O	Functions
SEG1 to SEG240	46 to 285	Output	Column driver outputs
CL	10	Input	Shift clock pulse
FP	11	Input	Display synchronous signal
FR	12	Input	Frame signal
DB0 to DB7	13 to 20	1/0	Data bus
AD0 to AD12	21 to 33	Input	Address bus
R / W	34	Input	Read / write select $R / W = H \rightarrow Read selected$ $R / W = L \rightarrow Write selected$
/ CE	35	Input	Chip enable Data write: Data write enabled on rising edge of / CE Data read: Data read out while / CE is at L level
/ DSPOF	36	Input	Display off. Usually connected to V _{DD} . / DSPOF = H: Display-on mode. (SEG1 to SEG240) are operational. / DSPOF = L: Display-off mode. (SEG1 to SEG240) are at the V _{SS} level.
/ RST	37	Input	Reset signal: / RST = L \rightarrow Reset state
DIR	38	Input	Data direction select
/ TEST1, 2	8, 9	Input	Test pin. Usually connected to V _{DD}
V _{DD} , V _{SS}	7, 39	_	Power supply
V _{CCL} , V _{CCR} V _{LC0L} , V _{LC0R} V _{LC2L} , V _{LC2R} V _{LC3L} , V _{LC3R} V _{LC5L} , V _{LC5R} HV _{SSL} , HV _{SSR}	1, 45 2, 44 3, 43 4, 42 5, 41 6, 40	_	Power supply for LCD drive

Function of Each Block

• RAM cell

The RAM capacity is 160 lines $\times\,240$ outputs for a total of 38400 bits.

• DIR

This circuit changes the data flow direction and page selection sequence.

Address decoder

This decoder selects one RAM address for read $\ensuremath{\boldsymbol{\mathcal{I}}}$ write operation.

• 8-bit counter + decoder


The decoder selects one RAM cell from the 160 address lines for display operation.

• Latch

The data is latched from the display RAM on the falling edge of $\ensuremath{\mathrm{CL}}$.

Column driver circuit and LCD voltage generation circuit

The T6K01 has 240 column drivers and four different LCD drive output voltage levels. The display data from the latch circuit and the M signal determine which of the four LCD drive voltages is selected. This circuit is shown in the following diagram.




Relation Between FR, Data Input and Output Level

/ DSPOF	FR	Input Data (RAM Data)	Output Level
L	*	*	V_{SS} / V_{LC5}
Н	L	L	V _{LC3}
Н	L	Н	V_{SS} / V_{LC5}
Н	Н	L	V _{LC2}
Н	Н	Н	V _{LC0}


*: INVALID

• The relation between DIR and the memory map

(1) DIR = H



(2) DIR = L



T6K01

Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage (1)	V _{DD} (Note 2)	-0.3 to 6.5	V
Supply Voltage (2)	(Note 1, 2)	-0.3 to 28.0	V
Input Voltage	V _{IN} (Note 2, 3)	-0.3 to V _{DD} +0.3	V
Operating Temperature	T _{opr}	-20 to 75	°C
Storage Temperature	T _{stg}	-55 to 125	°C

Note 1: V_{CCL}, V_{CCR}, V_{LC0L}, V_{LC0R}, V_{LC2L}, V_{LC2R}, V_{LC3L}, V_{LC3R}, V_{LC5L} and V_{LC5R}

Note 2: Referenced to $\mathsf{V}_{SS}, \mathsf{HV}_{SSL}$ and HV_{SSR}

Note 3: Applies to all data bus and I / O pins.

Note 4: Ensure that the following condition is always maintained. $V_{CCL / R} \ge V_{LC0L} / R \ge V_{LC2L} / R \ge V_{LC3L / R} \ge V_{LC5L / R} \ge HV_{SSL / R}$

Electrical Characteristics DC Characteristics Test Conditions (Unless Otherwise Noted, V_{SS} = 0 V, V_{DD} = 3.0 V ± 10%, $V_{CCL/R}$ = 23.0 V ± 10%, Ta = -20 to 75°C)


lte	em	Symbol	Test Circuit Test Condition		Min	Тур.	Max	Unit	Pin Name	
Operating	Supply (1)	V _{DD}	_		2.7	—	3.3	V	V _{DD}	
Operating	Supply (2)	V _{CC}	_		8.0	-	26.0	V	V _{CCL} , V _{CCR}	
	H Level	V _{IH}	_	_	0.7 V _{DD}	_	V _{DD}	V	DB0 to DB7 AD0 to AD7, / RST,	
Input Voltage	L Level	VIL	_	_	0	_	0.3 V _{DD}	V	/ K31, / DSPOF, / CE, R / W, D / I, CL, FP, FR, DIR, / TEST	
Output	H Level	V _{OH}	_	I _{OH} = −400 μA	V _{DD} -0.4	_	V _{DD}	V	DB0 to DB7	
Voltage L Level		V _{OL}	-	I _{OL} = 400 μA	V _{SS}	_	0.4	V	שט טו עשע/	
Column Dr Output Res		R _{col}	Load current = ±100 μA (Note 4)		_	_	3.0	kΩ	SEG1 to SEG160	
Input Leak	Input Leakage I_{IL} — $V_{IN} = V_{DD}$ to V_{SS}		V _{IN} = V _{DD} to V _{SS}	-1	_	1	μΑ	DB0 to DB7 AD0 to AD7, / RST, / DSPOF, / CE, R / W, D / I, CL, FP, FR, DIR, / TEST		
Operating	Freq.	f _{CL}	_	_	10	_	50	kHz	CL	
Current Co (1)	onsumption	I _{SS1}	_	(Note 1)	_	410	520	μA	V _{SS} , HV _{SSL} , HV _{SSR} , V _{LC5L} , V _{LC5R}	
Current Co (2)	Current Consumption I _{SS2} — (Note 2)			45	65	μA	V _{SS} , HV _{SSL} , HV _{SSR} , V _{LC5L} , V _{LC5R}			
Current Consumption (3) ISS3 — (Note 3)		-1	_	1	μA	V _{SS} , HV _{SSL} , HV _{SSR} , V _{LC5L} , V _{LC5R}				

- Note 1: Current consumption while internal data receiver is operating V_{DD} = 3.0 V ±10%, V_{CCL} / R = 23.0 V, Ta = 25°C, 1 / 13 bias, 1 / 160 duty, no load, f_{FP} = 70 Hz, f / _{CE} = 5 MHz
- Note 2: Current consumption while internal data receiver is sleeping V_{DD} = 3.0 V ±10%, V_{CCL / R} = 23.0 V, Ta = 25°C, 1 / 13 bias, 1 / 160 duty, no load, f_{FP} = 70 Hz, f / _{CE} = 0 Hz

Note 3: Standby current consumption

 $V_{DD} = 3.0 \text{ V} \pm 10\%, \text{ V}_{CCL / R} = 23.0 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ no load, } f_{FP} = 0 \text{ Hz}, \text{ f}_{/ \text{ CE}} = 0 \text{ Hz}$ Note 4: V_{CCL / R} = V_{LC0L / R} = 23.0 \text{ V}, \text{ V}_{LC2L / R} = \text{ V}_{CC} \times 11 / 13, \text{ V}_{LC3L / R} = \text{ V}_{CC} \times 2 / 13, \text{ HV}_{SSL / R} = \text{ V}_{LC5L / R} = 0 \text{ V}


AC Characteristics (1)



Test Conditions (Unless Otherwise Noted, $V_{SS} = 0 V$, $V_{DD} = 3.0 V \pm 10\%$, Ta = -20 to 75°C)

Item	Symbol	Min	Max	Unit
Enable Cycle Time	t _{cycE}	250	_	ns
Enable Pulse Width	PWEH	160	—	ns
Enable Rise / Fall Time	t _{Er} , t _{Ef}	_	20	ns
Address Set-up Time	t _{AS}	0	—	ns
Address Hold Time	t _{AH}	10	—	ns
Data Set-up Time	t _{DS}	100	—	ns
Data Hold Time	t _{DHW}	20	—	ns
Data Delay Time	t _{DD} (Note)	_	180	ns
Data Hold Time	t _{DHR} (Note)	20	_	ns

Load Circuit




C = 40 PF (including wiring capacitance)

Note: With load circuit connected

AC Characteristics (2)


display data



Test Conditions (Unless Otherwise Noted, V_{SS} = 0 V, V_{DD} = 3.0 V \pm 10%, Ta = -20 to 75°C)

Item	Symbol	Pin Name	Min	Max	Unit
C _L Pulse Width H	t _{CWH}	CL	500	_	ns
C _L Pulse Width L	t _{CWL}	CL	500	—	ns
C _L Rise / Fall Time	t _r , t _f	CL		50	ns
FP Set-up Time	t _{FSU}	FP	100	—	ns
FP Hold Time	t _{FHD}	FP	100	_	ns


AC Characteristics (3)



Item	Symbol	Condition	Min	Max	Unit
C _L -to-FP-margin time	t _{CF}		20	_	ns
FP-to-C _L -margin time	t _{FC}		0		ns

Application Circuit

T6K01 + T6C03



RESTRICTIONS ON PRODUCT USE

000707EBE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
 This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.