

Understanding Microchip's CAN Module Bit Timing

Author: Pat Richards
Microchip Technology Inc.

INTRODUCTION

The Controller Area Network (CAN) protocol is an asynchronous serial bus with Non-Return to Zero (NRZ) bit coding designed for fast, robust communications in harsh environments, such as automotive and industrial applications. The CAN protocol allows the user to program the bit rate, the sample point of the bit, and the number of times the bit is sampled. With these features, the network can be optimized for a given application.

There are relationships between bit timing parameters, the physical bus propagation delays, and the oscillator tolerances throughout the system. This application note investigates these relationships as they pertain to Microchip's CAN module and assists in optimizing the bit timing for given physical system attributes.

THE CAN BIT TIME

The CAN bit time is made up of non-overlapping segments. Each of these segments are made up of integer units called Time Quanta (TQ) and are explained later in this application note. The Nominal Bit Rate (NBR) is defined in the CAN specification as the number of bits per second transmitted by an ideal transmitter with no resynchronization and can be described with the equation:

$$NBR = f_{bit} = \frac{1}{t_{bit}}$$

Nominal Bit Time

The Nominal Bit Time (NBT), or t_{bit} , is made up of non-overlapping segments (Figure 1), therefore, the NBT is the summation of the following segments:

$$t_{bit} = t_{SyncSeg} + t_{PropSeg} + t_{PS1} + t_{PS2}$$

Associated with the NBT are the Sample Point, Synchronization Jump Width (SJW), and Information Processing Time (IPT), which are explained later.

SYNCHRONIZATION SEGMENT

The Synchronization Segment (SyncSeg) is the first segment in the NBT and is used to synchronize the nodes on the bus. Bit edges are expected to occur within the SyncSeg. This segment is fixed at 1TQ.


PROPAGATION SEGMENT

The Propagation Segment (PropSeg) exists to compensate for physical delays between nodes. The propagation delay is defined as twice the sum of the signal's propagation time on the bus line, including the delays associated with the bus driver. The PropSeg is programmable from 1 - 8TQ.

PHASE SEGMENT 1 AND PHASE SEGMENT 2

The two phase segments, PS1 and PS2 are used to compensate for edge phase errors on the bus. PS1 can be lengthened or PS2 can be shortened by resynchronization. PS1 is programmable from 1 - 8TQ and PS2 is programmable from 2 - 8TQ.

FIGURE 1: CAN BIT TIME SEGMENTS



AN754

SAMPLE POINT

The sample point is the point in the bit time in which the logic level is read and interpreted. The sample point is located at the end of phase segment 1. The exception to this rule is, if the sample mode is configured to sample three times per bit. In this case, the bit is still sampled at the end of PS1, however, two additional samples are taken at one-half TQ intervals prior to the end of PS1 and the value of the bit is determined by a majority decision.

INFORMATION PROCESSING TIME

The Information Processing Time (IPT) is the time required for the logic to determine the bit level of a sampled bit. The IPT begins at the sample point, is measured in TQ and is fixed at 2TQ for the Microchip CAN module. Since phase segment 2 also begins at the sample point and is the last segment in the bit time, it is required that PS2 minimum is not less than the IPT.

Therefore:

$$PS2_{min} = IPT = 2TQ$$

SYNCHRONIZATION JUMP WIDTH

The Synchronization Jump Width (SJW) adjusts the bit clock as necessary by 1 - 4TQ (as configured) to maintain synchronization with the transmitted message. More on synchronization is covered later.

Time Quantum

Each of the segments that make up a bit time are made up of integer units called Time Quanta (TQ). The length of each Time Quantum is based on the oscillator period (t_{OSC}). The base TQ equals twice the oscillator period. Figure 2 shows how the bit period is derived from T_{OSC} and TQ. The TQ length equals one TQ Clock period (t_{BRPCLK}), which is programmable using a programmable prescaler named the Baud Rate Prescaler (BRP). This is shown in the following equation:

$$TQ = 2 \cdot BRP \cdot T_{OSC} = \frac{2 \cdot BRP}{F_{OSC}}$$

Where: BRP equals the configuration as shown in Figure 3.

Bit Timing Control Registers

The CAN Bit Timing Control (CNF) registers are the three registers that configure the CAN bit time. Figure 3 details the function of the CNF registers.

By adjusting the length of the TQ (t_{TQ}) and the number of TQs in each segment, both the nominal bit time and the sample point can easily be configured as desired.

PROGRAMMING THE TIMING SEGMENTS

There are several requirements for programming the CAN bit timing segments.

1. PropSeg + PS1 \geq PS2
2. PropSeg + PS1 $\geq t_{PROP}$
3. PS2 > SJW

FIGURE 2: TQ AND THE BIT PERIOD





FIGURE 3: CAN BIT TIMING CONTROL REGISTERS (MCP2510 CNF REGISTERS)



AN754

SYNCHRONIZING THE BIT TIME

All nodes on the CAN bus must have the same nominal bit rate. Noise, phase shifts, and oscillator drift create situations where the nominal bit rate does not equal the actual bit rate in a real system. Therefore, the nodes must have a method for achieving and maintaining synchronization with bus messages.

Oscillator Tolerance

The bit timing for each node in a CAN system is derived from the reference frequency (f_{OSC}) of its node. This creates a situation where phase shifting and oscillator drift will occur between nodes due to less than ideal oscillator tolerances between the nodes.

The CAN specification indicates that the worst case oscillator tolerance is 1.58% and is only suitable for low bit rates (125 kb/s or less). This application note does not cover oscillator tolerances in detail, however, the references at the end of this application note provide more information on the subject.

Propagation Delay

The CAN protocol has defined a recessive (logic 1) and dominant (logic 0) state to implement a non-destructive bit-wise arbitration scheme. It is this arbitration methodology that is affected the most by propagation delays. Each node involved with arbitration must be able to sample each bit level within the same bit time. For example, if two nodes at opposite ends of the bus start to transmit their messages at the same time, they must arbitrate for control of the bus. This arbitration is only effective if both nodes are able to sample during the same bit time. Figure 4 shows a one-way propagation delay between two nodes. Extreme propagation delays (beyond the sample point) will result in invalid arbitration. This implies that bus lengths are limited at given CAN data rates.

A CAN system's propagation delay is calculated as being a signal's round trip time on the physical bus (t_{bus}), the output driver delay (t_{drv}), and the input comparator delay (t_{cmp}). Assuming all nodes in the system have similar component delays, the propagation delay is explained mathematically as:

$$t_{prop} = 2 \cdot (t_{bus} + t_{cmp} + t_{drv})$$

Synchronization


All nodes on a given CAN bus must have the same NBT. The NRZ bit coding does not encode a clock into the message. The receivers must synchronize to the transmitted data stream to insure messages are properly decoded. There are two methods used for achieving and maintaining synchronization.

HARD SYNCHRONIZATION

Hard Synchronization only occurs on the first recessive-to-dominant (logic "1" to "0") edge during a bus idle condition, which indicates a Start-of-Frame (SOF) condition. Hard synchronization causes the bit timing counter to be reset to the SyncSeg which causes the edge to lie within the SyncSeg. At this point, all of the receivers will be synchronized to the transmitter.

Hard synchronization occurs only once during a message. Also, resynchronization may not occur during the same bit time (SOF) that hard synchronization occurred.

FIGURE 4: ONE WAY PROPAGATION DELAY



AN754

RESYNCHRONIZATION

Resynchronization is implemented to maintain the initial synchronization that was established by the hard synchronization. Without resynchronization, the receiving nodes could get out of synchronization due to oscillator drift between nodes.

Resynchronization is achieved by implementing a Digital Phase Lock Loop (DPLL) function which compares the **actual** position of a recessive-to-dominant edge on the bus to the position of the **expected** edge (within the

SyncSeg) and adjusting the bit time as necessary.

The phase error of a bit is given by the position of the edge in relation to the SyncSeg, measured in TQ, and is defined as follows:

- $e = 0$; the edge lies within the SyncSeg.
- $e > 0$; the edge lies before the sample point. (TQ added to PS1).
- $e < 0$; the edge lies after the sample point of the previous bit. (TQ subtracted from PS2)

FIGURE 5: SYNCHRONIZING THE BIT TIME




Figure 5 shows how phase errors, other than zero, cause the bit time to be lengthened or shortened.

Synchronization Rules:

1. Only recessive-to-dominant edges will be used for synchronization.
2. Only one synchronization within one bit time is allowed.
3. An edge will be used for synchronization only if the value at the previous sample point differs from the bus value immediately after the edge.
4. A transmitting node will not resynchronize on a positive phase error ($e > 0$). This implies that a transmitter will not resynchronize due to propagation delays of its own transmitted message. The receivers will synchronize normally.
5. If the absolute magnitude of the phase error is greater than the SJW, then the appropriate phase segment will be adjusted by an amount equal to the SJW.

PUTTING IT ALL TOGETHER

As indicated previously, the CAN protocol implements a non-destructive bitwise arbitration scheme that allows multiple nodes to arbitrate for control of the bus. Therefore, it is necessary for all the nodes to detect/sample the bits within the same bit time. The relationship between propagation delay and oscillator tolerance effect both the CAN data rate and the bus length. Table 1 shows some commonly accepted bus lengths versus data rates.

This application note does not cover all of the details for configuring the bit time for all scenarios, however, some general methodologies for configuring the CAN bit time are covered.

TABLE 1: CAN BIT RATE VS. BUS LENGTH

Bit Rate (kb/s)	Bus Length (m)
1000	30
500	100
250	250
125	500
62.5	1000

Calculating Oscillator Tolerance for SJW

The bit stuffing rule guarantees that no more than five like bits in a row will be transmitted during a message frame. The only exception is at the end of the message that includes ten recessive bits (one ACK delimiter, seven end-of-frame bits, and three interframe space bits).

Resynchronization can only occur on recessive-to-dominant edges. This implies that there can be a maximum of ten bits between resynchronization due to bit stuffing (Figure 6).

The oscillator tolerance between the slowest node and the fastest node can be used to determine the minimum SJW. Assuming Node A is the slow node (longest bit time) and Node B is the fast node (shortest bit time):


$$10t_{bit(A)} > 10t_{bit(B)} + t_{SJW(B)}$$

Where:

$$t_{bit(n)} = \text{bit time of node "n"}$$

$$t_{SJW(n)} = \text{SJW of node "n"}$$

FIGURE 6: MAXIMUM TIME BETWEEN SYNCHRONIZATION EDGES



EXAMPLE 1: Find Minimum SJW

Given:

Nominal Bit Time = 1 μ s

Oscillator tolerance = 1.25%

Note: #TQ per bit = 8

Find SJW minimum:

$$t_{bit(A)} = 1.01200 \mu\text{s}$$

$$t_{bit(B)} = 0.98875 \mu\text{s}$$

$$TQ_{(A)} = 126.563 \text{ ns}$$

$$TQ_{(B)} = 123.438 \text{ ns}$$

Using equation above:

$$t_{SJW(B)} > 10t_{bit(A)} - 10t_{bit(B)} = 0.250 \mu\text{s}$$

$$\#TQ_{SJW} > t_{SJW(B)} / TQ_{(B)} = 250 \text{ ns} / 123.44 \text{ ns} = 2.025$$

$$\#TQ_{SJW} = 3$$

AN754

Alternatively, the following equation can be used to maintain synchronization during normal bus operation:

$$SJW > (2\Delta f)(10NBT)$$

Solving for Oscillator Tolerance (Δf)

$$\Delta f < SJW / 20NBT$$

Configuring the Bit

In general, the longer the bus, the slower the maximum data rate due to propagation delays on the line. Increasing the oscillator tolerances between nodes can greatly amplify the relationship.

CAN system designers must take this relationship into consideration when defining the network. The following examples demonstrate bit timings for achieving maximum oscillator tolerance or maximum bit rate.

EXAMPLE 2: Maximum Oscillator Tolerance

The maximum oscillator tolerance for a maximum data rate is achieved when the phase segments 1 and 2 are equal to the maximum synchronization jump width (4TQ). Also, the propagation segment is minimum, indicating a short bus and fast transceiver.

As indicated earlier, the propagation delay is twice the delays of the bus, the receiver circuitry, and the driver.

$$t_{prop} = 2(t_{bus} + t_{cmp} + t_{drv})$$

Given:

$$t_{BUS} = 50 \text{ m} @ 5.5 \text{ ns/m} = 275 \text{ ns}$$


$$t_{CMP} = 40 \text{ ns}$$

$$t_{DRV} = 60 \text{ ns}$$

$$t_{PROP} = 2(t_{BUS} + t_{CMP} + t_{DRV}) = \mathbf{750 \text{ ns}}$$

Since the propagation segment is used to compensate for propagation delays and must be set to the minimum 1TQ, the implied time quantum = $t_{PROP} = 750 \text{ ns}$. Figure 7 shows the bit timing.

FIGURE 7: BIT TIMING FOR MAXIMUM OSCILLATOR TOLERANCE



EXAMPLE 3: Maximum Bit Rate

The previous example showed that for a given bus length, the maximum data rate is inversely affected, due to oscillator tolerance (as oscillator tolerance goes up, the data rate goes down). To achieve the maximum bit rate for a given bus length, the emphasis is placed on configuring the bit time for the propagation delays (i.e., adjusting PropSeg to maximum). The oscillator tolerance must be minimized.

Given the same delays as the previous example:

$$t_{BUS} = 50 \text{ m @ } 5.5 \text{ ns/m} = 275 \text{ ns}$$


$$t_{CMP} = 40 \text{ ns}$$

$$t_{DRV} = 60 \text{ ns}$$

$$t_{PROP} = 2(t_{BUS} + t_{CMP} + t_{DRV}) = 750 \text{ ns}$$

Since the oscillator tolerance is minimum, the phase segments and SJW can be set to the minimum. Assuming the bit time is 10TQ total, the PropSeg can be set to 6TQ which sets TQ = 125 ns. Figure 8 shows the bit timing for maximum bit rate.

FIGURE 8: BIT TIMING FOR MAXIMUM BIT RATE



REFERENCES

MCP2510 Data Sheet, DS21291, Microchip Technology, Inc.

Lawrenz, Wolfhard, "CAN System Engineering From Theory to Practical Applications", Springer, 1997

"CAN Specification", Version 2.0, Parts A and B, Robert Bosch GmbH, 1991

"ISO11898", International Standards Organization, 1993

Controller Area Network (CAN) Basics, DS00713

PIC18C Reference Manual, DS39500

PIC18C58 Datasheet, DS30475

CONCLUSION

Setting up CAN bit timing is not an arbitrary process. The system designer must be aware of the components that affect bit timing and compensate to get optimal performance across the network. For example, if the desired system uses oscillators with the maximum tolerance, the maximum bus length is reduced. Likewise, if maximum bus length is desired, the oscillator tolerances must be minimized. CAN data rates must also be considered because the data rate is a third variable that determines maximum length and maximum oscillator tolerances.

This application note should help assist system engineers design a controller area network for optimal performance based on requirements of the system.

AN754

DEFINITION OF TERMS

Dominant bit - Logic 0, overrides a recessive bit during arbitration.

Recessive bit - Logic 1.

CAN Node - A point in the network where CAN communications is connected.

Nominal Bit Time (NBT) - The length of a transmitted bit by an ideal transmitter with no resynchronization.

CAN - Controller Area Network.

Nominal Bit Rate (NBR) - The number of bits per second transmitted by an ideal transmitter.

Propagation Delay - Signals round trip time on the physical bus.

Hard Synchronization - Resets the receiving nodes bit timers. Occurs only at Start Of Frame (SOF).

Resynchronization - Maintains synchronization by adjusting the bits as needed.

Information Processing Time (IPT) - The time required to determine the bit level. Begins at the sample point.

Start Of Frame (SOF) - The first dominate bit during bus idle. Indicates a start of frame.

Sample Point - Position within the bit where the logic level is sampled.

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


Total Endurance, ICSP, In-Circuit Serial Programming, Filter-Lab, MXDEV, microID, *FlexROM*, *fuzzyLAB*, MPASM, MPLINK, MPLIB, PICC, PICDEM, PICDEM.net, ICEPIC, Migratable Memory, FanSense, ECONOMONITOR, Select Mode and microPort are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

Austin - Analog

8303 MoPac Expressway North
Suite A-201
Austin, TX 78759
Tel: 512-345-2030 Fax: 512-345-6085

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

Boston - Analog

Unit A-8-1 Millbrook Tarry Condominium
97 Lowell Road
Concord, MA 01742
Tel: 978-371-6400 Fax: 978-371-0050

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Two Prestige Place, Suite 130
Miamisburg, OH 45342
Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
New China Hong Kong Manhattan Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401, Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Rm. 531, North Building
Fujian Foreign Trade Center Hotel
73 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7557563 Fax: 86-591-7557572

China - Shanghai

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,
Renminnan Lu
Shenzhen 518001, China
Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd.
Unit 901, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaughnessy Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-334-8870 Fax: 65-334-8850

Taiwan

Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Denmark ApS
Regus Business Centre
Lautrup høj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Germany - Analog

Lochhamer Strasse 13
D-82152 Martinsried, Germany
Tel: 49-89-895650-0 Fax: 49-89-895650-22

Italy

Arizona Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820

06/01/01