

#### Description

The µPD27C1000A is a 1.048.576-bit ultraviolet erasable and electrically programmable read-only memory fabricated with double-polysilicon CMOS technology for a substantial savings in both operating and standby power. The device is organized as 131,072 words by 8 bits and operates from a single +5-volt power supply.

Micold

The µPD27C1000A has both page and single-location programming features, three-state outputs, and fully TTL-compatible inputs and outputs. It also has a program voltage (VPP) of 12.5 volts and is available in a 32-pin cerdip with quartz window.

#### **Features**


- □ 131.072-word x 8-bit organization
- Ultraviolet erasable and electrically programmable
- High-speed programming capability
  - Page programming
  - Byte programming
- Low power dissipation
  - 40 mA maximum (active)
  - 100 µA maximum (standby)
- TTL-compatible I/O for reading and programming
- □ Single +5-volt power supply
- Double-polysilicon CMOS technology
- 32-pin cerdip packaging
- Pinout compatibility with 28-pin maskprogrammable µPD23C1000s

#### Ordering Information

Part Number	Access Time (max)	Package		
μPD27C1000AD-12	120 ns	32-pin cerdip with a		
D-15	150 ns	quartz window		
D-20	200 ns	•		

## Pin Configuration

#### 32-Pin Cerdip



#### Pin Identification

Symbol	Function	
A <sub>0</sub> - A <sub>16</sub>	Address inputs	
O <sub>0</sub> - O <sub>7</sub>	Data outputs	
CE	Chip enable	
ŌĒ	Output enable	
PGM	Program	
GND	Ground	
Vcc	+5-volt power supply	
Vpp	Program voltage	
NC	No connection	<u> </u>
	M.DataSheet	
II be available in 1	991.	9-13



**Absolute Maximum Ratings** 

710001010111111111111111111111111111111	
Power supply voltage, V <sub>CC</sub>	-0.6 to +7.0 V
Input voltage, V <sub>IN</sub>	-0.6 to +7.0 V
input voltage, A <sub>9</sub>	-0.6 to +13.5 V
Output voltage, V <sub>OUT</sub>	-0.6 to +7.0 V
Operating temperature, TOPR	−10 to +80°C
Storage temperature, T <sub>STG</sub>	-65 to +125℃
Program voltage, Vpp	-0.6 to +13.5 V
-	

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

## Capacitance

TA = 25°C; f = 1 MHz; VIN and VOUT = 0 V

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C <sub>IN</sub>			14	pF
Output capacitance	C <sub>OUT</sub>			16	pF


#### Truth Table

Function	CE	ŌĒ	PGM	V <sub>PP</sub>	Vcc	Output
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	+5.0 V	+5.0 V	D <sub>OUT</sub>
Output disable	V <sub>IL</sub>	V <sub>IH</sub>	×	+5.0 V	+5.0 V	High-Z
Standby	V <sub>IH</sub>	×	X	+5.0 V	+5.0 V	High-Z
Page data latch	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	+ 12.5 V	+6.5 V	D <sub>IN</sub>
Page program	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	+ 12.5 V	+6.5 V	High-Z
Byte program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	+ 12.5 V	+6.5 V	D <sub>IN</sub>
Program verify	V <sub>IL</sub>	VIL	ViH	+ 12.5 V	+6.5 V	D <sub>OUT</sub>
Program inhibit	X	V <sub>IL</sub>	VIL	+ 12.5 V	+6.5 V	High-Z
	x	V <sub>IH</sub>	V <sub>IH</sub>	-		

#### Notes:

- (1) X can be either VIL or VIH.
- (2) In read operation, PGM must be set to V<sub>IH</sub> at all times, or switched from V<sub>IL</sub> to V<sub>IH</sub> at least 2 µs before OE or CE goes to V<sub>IH</sub>.

## **Block Diagram**





**Recommended Operating Conditions** 

Parameter	Symbol	Min	Тур	Max	Unit
Read Operation or Stand	dby				
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	٧
	V <sub>PP</sub>	V <sub>CC</sub> - 0.6	Vcc	V <sub>CC</sub> + 0.6	٧
input voitage, high	ViH	2.0		V <sub>CC</sub> + 0.3	٧
input voltage, low	V <sub>iL</sub>	-0.3		0.8	٧
Operating temperature	T <sub>A</sub>	0		70	%
Programming Operation					
Supply voltage	V <sub>CC</sub>	6.25	6.5	6.75	٧
	V <sub>PP</sub>	12.2	12.5	12.8	V
Input voltage, high	V <sub>IH</sub>	2.4		V <sub>CC</sub> + 0.3	٧
Input voltage, low	V <sub>IL</sub>	-0.3		0.8	٧
Operating temperature	TA	20	25	30	ဇ

#### **DC Characteristics**

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; V_{PP} = V_{CC} \pm 0.6$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Read Operation or St	andby					
Output voltage, high	V <sub>OH1</sub>	2.4			V	I <sub>OH</sub> = -400 μA
	V <sub>OH2</sub>	V <sub>CC</sub> - 0.7			٧	I <sub>OH</sub> = -100 μA
Output voltage, low	V <sub>OL</sub>			0.45	٧	I <sub>OL</sub> = 2.1 mA
Output leakage current	l <sub>L</sub> O	-10		10	μА	V <sub>OUT</sub> = 0 V to V <sub>CC</sub> ; $\overrightarrow{OE}$ = V <sub>IH</sub>
Input leakage current	I <sub>LI</sub>	-10		10	μΑ	V <sub>IN</sub> = 0 V to V <sub>CC</sub>
V <sub>PP</sub> current	Ірр		1	100	μA	V <sub>PP</sub> = V <sub>CC</sub>
V <sub>CC</sub> current (active)	I <sub>CCA1</sub>			15	mA	CE = V <sub>IL</sub> ; V <sub>IN</sub> = V <sub>IH</sub>
	I <sub>CCA2</sub>			40	mA	f = 8.4 MHz; I <sub>OUT</sub> = 0 mA; t <sub>ACC</sub> = 120 ns
				30	mA	f = 6.7 MHz; I <sub>OUT</sub> = 0 mA; t <sub>ACC</sub> = 150 ns
				25	mA	f = 5 MHz; I <sub>OUT</sub> = 0 mA; t <sub>ACC</sub> = 200 ns
V <sub>CC</sub> current (standby)	Iccs1			1	mA	CE = V <sub>IH</sub>
	lccs2		1	100	μА	CE = V <sub>CC</sub> ; V <sub>IN</sub> = 0 V to V <sub>CC</sub>

DC Characteristics (cont)  $T_A = 25 \pm 5^{\circ}C$ ;  $V_{CC} = +6.5 \text{ V} \pm 0.25$ ;  $V_{PP} = +12.5 \text{ V} \pm 0.3$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Programming Operat	ion					
Output voltage, high	V <sub>OH</sub>	2.4			٧	I <sub>OH</sub> = -400 μA
Output voltage, low	Vol			0.45	٧	I <sub>OL</sub> = 2.1 mA
Input leakage current	ILI	-10		10	μА	$V_{IN} = V_{IL} \text{ or } V_{IH}$
V <sub>PP</sub> current	lpp			50	mA	CE = PGM = V <sub>IL</sub>
V <sub>CC</sub> current	lcc			30	mA	

# μPD27C1000A



AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; V_{PP} = V_{CC} \pm 0.6 \text{ V}$ 

Parameter		μPD27C1000A-12		μPD27C1000A-15		μPD27C1000A-20			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation or Stand	by								
Address to output delay	tACC		120		150		200	ns	CE = OE = VIL
CE to output delay	tCE		120		150		200	ns	ÕĒ = VIL
OE to output delay	toE		70		70		75	ns	CE = V <sub>IL</sub>
OE or CE high to output float	t <sub>DF</sub>	0	50	0	50	0	60	ns	CE = V <sub>IL</sub> or OE = V <sub>I</sub>
Address to output hold	t <sub>OH</sub>	0		0		0		ns	CE = OE = VIL

AC Characteristics (cont)  $T_A = +25 \pm 5^{\circ}C; V_{CC} = +6.5 \pm 0.25 V; V_{PP} = +12.5 \pm 0.3 V$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Page Programming Operation						
Address setup time	tas	2			μs	
CE setup time	tCES	2			με	
Data setup time	tos	2			με	
Address hold time	t <sub>AH</sub>	2			μs	
	t <sub>AHL</sub>	2			μэ	
	t <sub>AHV</sub>	0			με	
Data hold time	t <sub>DH</sub>	2			με	
OE to output float time	t <sub>DF</sub>	0		130	ns	
V <sub>PP</sub> setup time	t <sub>VPS</sub>	2			με	
V <sub>CC</sub> setup time	tvcs	2			μS	
Program pulse width	tpw	0.095	0.1	0.105	ms	
OE setup time	toes	2			μs	
OE to output delay	toE			150	ns	
OE pulse width during data latch	t <sub>LW</sub>	1			μs	
PGM setup time	tpgms	2			μ\$	
CE hold time	t <sub>CEH</sub>	2 .			μο	
OE hold time	t <sub>OEH</sub>	2			μs	




AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Byte Programming Operation						
Address setup time	t <sub>AS</sub>	2	•		hs	
OE setup time	toes	2			μs	
Data setup time	t <sub>DS</sub>	2			μs	
Address hold time	t <sub>AH</sub>	2			μs	
Data hold time	<sup>t</sup> DH	2			μ9	
OE to output float time	t <sub>DF</sub>	0		130	ns	
V <sub>PP</sub> setup time	typs	2			μs	
V <sub>CC</sub> setup time	tvcs	2			με	
Program pulse width	t <sub>PW</sub>	0.095	0.1	0.105	ms	
CE setup time	tCES	2			μο	
OE to output delay	toE			150	ns	

#### Notes:

 Input pulse levels = 0.45 to 2.4 V; Input and output timing reference levels = 0.8 and 2.0 V; Input rise and fall times ≤ 20 ns. See figure 1 for output load.

Figure 1. Output Load





## **Programming Operation**

Begin programming by erasing all data; this sets all data bits high. The  $\mu PD27C1000A$  is originally shipped in this condition. To enter data, program a low-level TTL signal into the chosen location. Address the first byte or page location and apply valid data at the eight output pins. Raise  $V_{CC}$  to  $+6.5~V~\pm~0.25$  and  $V_{PP}$  to  $+12.5~V~\pm~0.3$ .

## **Byte Programming**

For byte programming,  $\overline{\text{CE}}$  should be set low and  $\overline{\text{OE}}$  high to start programming at the initial address. Apply a 0.1-ms program pulse to  $\overline{\text{PGM}}$ , as shown in the byte programming portion of the timing waveforms. Set  $\overline{\text{OE}}$  low to verify the eight bits prior to making a program/no program decision. If the byte is not programmed, apply another 0.1-ms pulse to  $\overline{\text{PGM}}$ , up to a maximum of 10 times, and input the next address. If the bits are not programmed in 10 tries, reject the device as a program failure. After all addresses are programmed, lower both V<sub>CC</sub> and V<sub>PP</sub> to +5.0 V  $\pm$  10% and verify all data again.

#### **Page Programming**

For page programming,  $\overline{CE}$  and  $\overline{PGM}$  should be set high.  $\overline{OE}$  pulses low four times to latch the addressed 4-byte, 1-page data. Subsequently,  $\overline{CE}$  and  $\overline{OE}$  should be set high and a 0.1-ms program pulse applied to  $\overline{PGM}$ , as shown in the page programming portion of the timing waveforms. Verify the data prior to making a program/no program decision. If all 4 bytes of page data are not programmed, apply another 0.1-ms pulse to  $\overline{PGM}$ , up to a maximum of 10 times and input the next page address. If the page is not programmed in 10 tries, reject the device as a program failure. After all addresses are programmed, lower both  $V_{CC}$  and  $V_{PP}$  to  $+5.0 \text{ V} \pm 10\%$  and verify all data again.

## **Program Inhibit**

Use the programming inhibit option to program multiple  $\mu$ PD27C1000As connected in parallel. All like inputs except  $\overline{PGM}$  and  $\overline{OE}$  may be common. Program individual devices by applying a low-level TTL pulse to the  $\overline{PGM}$  pin of the devices to be programmed. Apply a high-level signal to the  $\overline{PGM}$  pins of the other devices to prevent them from being programmed.

## **Program Verification**

To verify that the device is correctly programmed, normal read cycles can be executed with a high logic level applied to the  $\overline{PGM}$  pin and low logic levels applied to the  $\overline{CE}$  and  $\overline{OE}$  pins of the device to be verified. The  $\overline{CE}$  or  $\overline{OE}$  pins of all other devices should be set high.

#### **Program Erasure**

Erase data on the µPD27C1000A by exposing it to light with a wavelength shorter than 400 nm. Since exposure to direct sunlight or room-level fluorescent light could also erase the data, mask the window to prevent unintentional erasure by ultraviolet rays. Opaque labels are supplied with every device.


Data is typically erased by ultraviolet rays with a wavelength of 254 nm. A minimum integrated dose of 15 W-sec/cm<sup>2</sup> (ultraviolet lighting intensity multiplied by exposure time) is required to completely erase written data.

An ultraviolet lamp rated at 12,000  $\mu$ W/cm² will complete erasure in approximately 15 to 20 minutes. Place the  $\mu$ PD27C1000A within 2.5 cm of the lamp tubes and remove any filter on the lamp.



## **Timing Waveforms**

# Read Cycle





# Timing Waveforms (cont)

## Page Programming Cycle







Figure 2. Page Programming Flowchart





# Timing Waveforms (cont)

### Byte Programming






Figure 3. Byte Programming Flowchart

