

March 2011

# FDMF6705V – XS™ DrMOS – Extra-Small, High-Performance, High-Frequency DrMOS Module

#### **Benefits**

- Single 12V Input Power Supply Operation
- Ultra-Compact 6x6mm PQFN, 72% Space-Saving Compared to Conventional Discrete Solutions
- Fully Optimized System Efficiency
- Clean Switching Waveforms with Minimal Ringing
- High-Current Handling

### **Features**

- Over 93% Peak-Efficiency
- High-Current Handling of 43A
- High-Performance PQFN Copper Clip Package
- 3-State 5V PWM Input Driver
- Shorter Propagation Delays than FDMF6704V
- Shorter Dead Times than FDMF6704V
- Skip-Mode SMOD# (Low-Side Gate Turn Off) Input
- Thermal Warning Flag for Over-Temperature Condition
- Driver Output Disable Function (DISB# Pin)
- Internal Pull-Up and Pull-Down for SMOD# and DISB# Inputs, Respectively
- Fairchild PowerTrench® Technology MOSFETs for Clean Voltage Waveforms and Reduced Ringing
- Fairchild SyncFET™ (Integrated Schottky Diode)
   Technology in the Low-Side MOSFET
- Integrated Bootstrap Schottky Diode
- Adaptive Gate Drive Timing for Shoot-through Protection
- Under-Voltage Lockout (UVLO)
- Optimized for Switching Frequencies up to 1MHz
- Low-Profile SMD Package
- Fairchild Green Packaging and RoHS Compliant
- Based on the Intel® 4.0 DrMOS Standard

## Description

The XS™ DrMOS family is Fairchild's next-generation, fully optimized, ultra-compact, integrated MOSFET plus driver power stage solutions for high-current, high-frequency, synchronous buck DC-DC applications. The FDMF6705V integrates a driver IC, two power MOSFETs, and a bootstrap Schottky diode into a thermally enhanced, ultra-compact 6x6mm PQFN package.

With an integrated approach, the complete switching power stage is optimized with regards to driver and MOSFET dynamic performance, system inductance, and Power MOSFET  $R_{DS(ON)}.$  XS $^{\intercal}$  DrMOS uses Fairchild's high-performance PowerTrench® MOSFET technology, which dramatically reduces switch ringing, eliminating the need for a snubber circuit in most buck converter applications.

A new driver IC with reduced dead times and propagation delays further enhances the performance of this part. A thermal warning function has been included to warn of a potential over-temperature situation. The FDMF6705V also incorporates features, such as Skip Mode (SMOD), for improved light-load efficiency along with a 3-state PWM input for compatibility with a wide range of PWM controllers.

#### **Applications**

- High-Performance Gaming Motherboards
- Compact Blade Servers, V-Core and Non-V-Core DC-DC Converters
- Desktop Computers, V-Core and Non-V-Core DC-DC Converters
- Workstations
- High-Current DC-DC Point-of-Load (POL) Converters
- Networking and Telecom Microprocessor Voltage Regulators
- Small Form-Factor Voltage Regulator Modules

# **Ordering Information**

Part Number	Current Rating	Input Voltage	Switching Frequency	Package	Top Mark
FDMF6705V	40A	12V	1000kHz	40-Lead, Clipbond PQFN DrMOS, 6.0x6.0mm Package	FDMF6705V

# **Typical Application Circuit**




Figure 1. Typical Application Circuit

# **DrMOS Block Diagram**





Figure 2. DrMOS Block Diagram

# **Pin Configuration**








Figure 4. Top View

## **Pin Definitions**

Pin#	Name	Description			
1	SMOD#	When SMOD#=HIGH, the low-side driver is the inverse of PWM input. When SMOD#=LOW, the low-side driver is disabled. This pin has a 10μA internal pull-up current source. Do not leave this pin floating. Do not add a noise filter capacitor.			
2	VCIN	ear regulator 5V output. IC bias supply for gate drive output stage. Minimum 1µF ceramic pacitor is required and should be connected as close as possible from this pin to CGND			
3	VDRV	Linear regulator input. Minimum 1µF ceramic capacitor is recommended and should be connected as close as possible from this pin to CGND.			
4	воот	Bootstrap supply input. Provides voltage supply to high-side MOSFET driver. Connect bootstrap capacitor from this pin to PHASE.			
5, 37, 41	CGND	IC ground. Ground return for driver IC.			
6	GH	For manufacturing test only. This pin must float. Must not be connected to any pin.			
7	PHASE	Switch node pin for bootstrap capacitor routing. Electrically shorted to VSWH pin.			
8	NC	No connect. The pin is not electrically connected internally, but can be connected to VIN for convenience.			
9 - 14, 42	VIN	Power input. Output stage supply voltage.			
15, 29 - 35, 43	VSWH	Switch node input. Provides return for high-side bootstrapped driver and acts as a sense point for the adaptive shoot-through protection.			
16 – 28	PGND	Power ground. Output stage ground. Source pin of low-side MOSFET.			
36	GL	For manufacturing test only. This pin must float. Must not be connected to any pin.			
38	THWN#	Thermal warning flag, open collector output. When temperature exceeds the trip limit, the output is pulled LOW. THWN# does not disable the module.			
39	DISB#	Output disable. When LOW, this pin disables Power MOSFET switching (GH and GL are held LOW). This pin has a $10\mu A$ internal pull-down current source. Do not leave this pin floating. Do not add a noise filter capacitor.			
40	PWM	PWM signal input. This pin accepts a 3-state logic-level PWM signal from the controller.			

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter				Max.	Unit
	VCIN, DISB#, PWM, SMOD#, GL, TH	IWN# to CGND Pins			6	
	VIN to PGND, CGND Pins					
	VDRV to PGND, CGND				16	
	BOOT, GH to VSWH, PHASE Pins					V
	BOOT, VSWH, PHASE, GH to GND F		25			
	BOOT to VCIN Pins		22			
ı (1)	V <sub>IN</sub> =12V, V <sub>O</sub> =1.0V	f <sub>SW</sub> =300kHz			43	
I <sub>O(AV)</sub> <sup>(1)</sup>		f <sub>SW</sub> =1MHz			40	Α
$\theta_{JPCB}$	Junction-to-PCB Thermal Resistance				3.5	°C/W
T <sub>STG</sub>	Operating and Storage Temperature Range				+150	°C
ESD	Electrostatic Discharge Protection	Human Body Model, JESD22-	A114	114 2000		V
ESD	Electrostatic Discharge Protection	Charged Device Model, JESD22-C101		2000	4	V

#### Note:

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Тур.	Max.	Unit
$V_{DRV}$	Gate Drive Control Circuit Input Supply Voltage	8	12	15	V
V <sub>IN</sub>	Output Stage Supply Voltage <sup>(2)</sup>	3	12	15	V

## Note:

2. May be operated at lower input voltage.

<sup>1.</sup> I<sub>O(AV)</sub> is measured in Fairchild's evaluation board. This rating can be changed with different application settings.

# **Electrical Characteristics**

Typical values are V<sub>IN</sub>=12V, V<sub>DRV</sub>=12V, and T<sub>A</sub>=+25°C unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
I <sub>DRV</sub>	Operating Current	V <sub>DRV</sub> =14V, PWM=LOW or HIGH or Float		2	5	mA
Internal 5V	Linear Regulator					,
$V_{DRV}$	Input Voltage		8	12	14	V
I <sub>DRV</sub>	Input Current	8V <v<sub>IN&lt;14V, f<sub>SW</sub>=1MHz</v<sub>		36		mA
V <sub>CIN</sub>	Output Voltage	V <sub>DRV</sub> =8V, I <sub>LOAD</sub> =5mA	4.8	5.0	5.2	V
$P_{VDRV}$	Power Dissipation	V <sub>DRV</sub> =12V, f <sub>SW</sub> =1MHz		250		mW
$C_{VCIN}$	VCIN Bypass Capacitor	X7R or X5R Ceramic	1		10	μF
$V_{RLINE}$	Line Regulation	8V <v<sub>IN&lt;14V, I<sub>LOAD</sub>=5mA</v<sub>		20		mV
$V_{RLOAD}$	Load Regulation	V <sub>DRV</sub> =8V, 5mA <i<sub>LOAD&lt;100mA</i<sub>		75		mV
	Short-Circuit Current Limit			200		mA
UVLO	UVLO Threshold	V <sub>DRV</sub> Rising	6.8	7.3	7.8	V
UVLO_Hyst	UVLO Hysteresis			0.435		V
<b>PWM</b> Input						
R <sub>UP_PWM</sub>	Pull-Up Impedance			10		kΩ
R <sub>Down_PWM</sub>	Pull-Down Impedance			10		kΩ
V <sub>IH_PWM</sub>	PWM High Level Voltage		3.30	3.55	3.80	V
V <sub>TRI_HI</sub>	3-State Rising Threshold		3.20	3.45	3.70	V
V <sub>TRI_LO</sub>	3-State Falling Threshold		1.00	1.25	1.50	V
$V_{\text{IL\_PWM}}$	PWM Low Level Voltage		0.85	1.15	1.40	V
t <sub>D_HOLD-OFF</sub>	3-State Shutoff Time			160	200	ns
V <sub>HiZ_PWM</sub>	3-State Open Voltage		2.3	2.5	2.7	V
DISB# Inpu	it					
V <sub>IH DISB</sub>	High-Level Input Voltage		2			V
V <sub>IL_DISB</sub>	Low-Level Input Voltage				0.8	V
I <sub>PLD</sub>	Pull-Down Current			10		μA
t <sub>PD_DISBL</sub>	Propagation Delay	PWM=GND, Delay Between DISB# from HIGH to LOW to GL from HIGH to LOW		25		ns
t <sub>PD_DISBH</sub>	Propagation Delay	PWM=GND, Delay Between DISB# from LOW to HIGH to GL from LOW to HIGH		25		ns
SMOD# Inp	out		1			
V <sub>IH_SMOD</sub>	High-Level Input Voltage		2			V
V <sub>IL_SMOD</sub>	Low-Level Input Voltage				0.8	V
I <sub>PLM</sub>	Pull-Up Current			10	7	μA
t <sub>PD_SLGLL</sub>	Propagation Delay	PWM=GND, Delay Between SMOD# from HIGH to LOW to GL from HIGH to LOW		10	AL.	ns
t <sub>PD_SHGLH</sub>	Propagation Delay	PWM=GND, Delay Between SMOD# from LOW to HIGH to GL from LOW to HIGH		10		ns

Continued on the following page...

# **Electrical Characteristics** (Continued)

Typical values are  $V_{IN}$ =12V,  $V_{DRV}$ =12V, and  $T_A$ =+25°C unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Thermal Wa	arning Flag					
T <sub>ACT</sub>	Activation Temperature			150		°C
T <sub>RST</sub>	Reset Temperature			135		°C
R <sub>THWN</sub>	Pull-Down Resistance	I <sub>PLD</sub> =5mA		30		Ω
250ns Time	out Circuit					
t <sub>D_TIMEOUT</sub>	Timeout Delay	SW=0V, Delay Between GH from HIGH to LOW and GL from LOW to HIGH		250		ns
High-Side [	Driver					
R <sub>SOURCE_GH</sub>	Output Impedance, Sourcing	Source Current=100mA		1		Ω
R <sub>SINK_GH</sub>	Output Impedance, Sinking	Sink Current=100mA		0.8		Ω
t <sub>R_GH</sub>	Rise Time	GH=10% to 90%, C <sub>LOAD</sub> =1.1nF		12		ns
t <sub>F_GH</sub>	Fall Time	GH=90% to 10%, C <sub>LOAD</sub> =1.1nF		11		ns
t <sub>D_DEADON</sub>	LS to HS Deadband Time	GL Going LOW to GH Going HIGH, 2V GL to 10 % GH		10		ns
t <sub>PD_PLGHL</sub>	PWM LOW Propagation Delay	PWM Going LOW to GH Going LOW, V <sub>IL_PWM</sub> to 90% GH		16	30	ns
t <sub>PD_PHGHH</sub>	PWM HIGH Propagation Delay (SMOD Held LOW)	PWM Going HIGH to GH Going HIGH, V <sub>IH_PWM</sub> to 10% GH (SMOD=LOW)		30		ns
t <sub>PD_TSGHH</sub>	Exiting 3-State Propagation Delay	PWM (from 3-State) Going HIGH to GH Going HIGH, V <sub>IH_PWM</sub> to 10% GH		30		ns
Low-Side D	river			•		
R <sub>SOURCE_GL</sub>	Output Impedance, Sourcing	Source Current=100mA		1		Ω
R <sub>SINK_GL</sub>	Output Impedance, Sinking	Sink Current=100mA		0.5		Ω
t <sub>R_GL</sub>	Rise Time	GL=10% to 90%, C <sub>LOAD</sub> =2.7nF		12		ns
t <sub>F_GL</sub>	Fall Time	GL=90% to 10%, C <sub>LOAD</sub> =2.7nF		8		ns
t <sub>D_DEADOFF</sub>	HS to LS Deadband Time	SW Going LOW to GL Going HIGH, 2.2V SW to 10% GL		12		ns
t <sub>PD_PHGLL</sub>	PWM-HIGH Propagation Delay	PWM Going HIGH to GL Going LOW, V <sub>IH_PWM</sub> to 90% GL		9	25	ns
t <sub>PD_TSGLH</sub>	Exiting 3-State Propagation Delay	PWM (from 3-State) Going LOW to GL Going HIGH, V <sub>IL_PWM</sub> to 10% GL		20		ns
<b>Boot Diode</b>						
V <sub>F</sub>	Forward-Voltage Drop	I <sub>F</sub> =10mA		0.35		V
V <sub>R</sub>	Breakdown Voltage	I <sub>R</sub> =1mA	22	/-		V





Figure 5. PWM Timing Diagram

# **Typical Performance Characteristics**

Test Conditions:  $V_{IN}=12V$ ,  $V_{OUT}=1.0V$ ,  $V_{DRV}=12V$ ,  $L_{OUT}=320$ nH,  $T_A=25$ °C, and natural convection cooling, unless otherwise specified.







Figure 6. Safe Operating Area



I<sub>OUT</sub>=30A

1.4

1.3

1.2

Figure 7. Module Power Loss vs. Output Current




Figure 8. Power Loss vs. Switching Frequency




Figure 9. Power Loss vs. Input Voltage




Figure 10. Power Loss vs. Driver Supply Voltage

Figure 11. Power Loss vs. Output Voltage

# **Typical Performance Characteristics** (Continued)

Test Conditions:  $V_{IN}$ =12V,  $V_{OUT}$ =1.0V,  $V_{DRV}$ =12V,  $L_{OUT}$ =320nH,  $T_A$ =25°C, and natural convection cooling, unless otherwise specified.




Figure 12. Power Loss vs. Output Inductance




Figure 13. Driver Supply Current vs. Frequency




Figure 14. Driver Supply Current vs. Driver Supply Voltage

11

Driver Supply Voltage, VDRY (V)

12

13

15




Figure 15. Driver Supply Current vs. Output Current




Figure 16. UVLO Thresholds vs. Temperature

Figure 17. LDO Line and Load Regulations

## Typical Performance Characteristics (Continued)

Test Conditions:  $V_{IN}$ =12V,  $V_{OUT}$ =1.0V,  $V_{DRV}$ =12V,  $L_{OUT}$ =320nH,  $T_A$ =25°C, and natural convection cooling, unless otherwise specified.





Figure 18. LDO Output Voltage vs. Temperature

Figure 19. PWM Thresholds vs. Temperature






Figure 20. DISB# Thresholds vs. Temperature

Figure 21. SMOD# Thresholds vs. Temperature




Figure 22. BOOT Diode V<sub>F</sub> vs. Temperature

## **Functional Description**

The FDMF6705V is a driver-plus-FET module optimized for the synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each part is capable of driving speeds up to 1MHz.

#### **VDRV** and Disable

The VDRV pin is monitored by an under-voltage lockout (UVLO) circuit. When  $V_{DRV}$  rises above ~7.3V, the driver is enabled for operation. When  $V_{DRV}$  falls below ~6.95V, the driver is disabled (GH, GL=0). The driver can also be disabled by pulling the DISB# pin LOW (DISB# <  $V_{IL\_DISB}$ ), which holds both GL and GH LOW regardless of the PWM input state. The driver can be enabled by raising the DISB# pin voltage HIGH (DISB# >  $V_{IH\_DISB}$ ).

Table 1. UVLO and Disable Logic

UVLO	DISB#	Driver State			
0	Х	Disabled (GH, GL=0)			
1	0	Disabled (GH, GL=0)			
1	1	Enabled (See Table 2)			
1	Open	Disabled (GH, GL=0)			

#### Note:

3. DISB# has an internal pull-down current source of  $10\mu A$ .

## **Thermal Warning Flag**

The FDMF6705V provides a thermal warning flag (THWN) to warn of over-temperature conditions. The thermal warning flag uses an open-drain output that pulls to CGND when the activation temperature (150°C) is reached. The THWN output returns to a high-impedance state once the temperature falls to the reset temperature (135°C). For use, the THWN output requires a pull-up resistor, which can be connected to VCIN. THWN does NOT disable the DrMOS module.




Figure 23. THWN Operation

#### 3-State PWM Input

The FDMF6705V incorporates a 3-state PWM input gate drive design. The 3-state gate drive has both logic HIGH level and LOW level, along with a 3-state shutdown window. When the PWM input signal enters and remains within the 3-state window for a defined hold-off time ( $t_{D\_HOLD-OFF}$ ), both GL and GH are pulled LOW. This feature enables the gate drive to shut down both high-and low-side MOSFETs to support features such as phase shedding, which is a common feature on multiphase voltage regulators.

## **Operation when Exiting 3-State Condition**

When exiting a valid 3-state condition, the FDMF6705V design follows the PWM input command. If the PWM input goes from 3-state to LOW, the low side MOSFET is turned on. If the PWM input goes from 3-state to HIGH, the high-side MOSFET is turned on. This is illustrated in Figure 24. The FDMF6705V design allows for short propagation delays when exiting the 3-state window (see Electrical Characteristics).

#### **Low-Side Driver**

The low-side driver (GL) is designed to drive a ground-referenced low  $R_{DS(ON)}$  N-channel MOSFET. The bias for GL is internally connected between VCIN and CGND. When the driver is enabled, the driver's output is 180° out of phase with the PWM input. When the driver is disabled (DISB#=0V), GL is held LOW.


#### High-Side Driver

The high-side driver is designed to drive a floating Nchannel MOSFET. The bias voltage for the high-side driver is developed by a bootstrap supply circuit, consisting of the internal Schottky diode and external bootstrap capacitor (CBOOT). During startup, VSWH is held at PGND, allowing  $C_{\text{BOOT}}$  to charge to VCIN through the internal diode. When the PWM input goes HIGH, GH begins to charge the gate of the high-side MOSFET (Q1). During this transition, the charge is removed from C<sub>BOOT</sub> and delivered to the gate of Q1. As Q1 turns on, V<sub>SWH</sub> rises to V<sub>IN</sub>, forcing the BOOT pin to V<sub>IN</sub> + V<sub>BOOT</sub>, which provides sufficient V<sub>GS</sub> enhancement for Q1. To complete the switching cycle, Q1 is turned off by pulling GH to VSWH. CBOOT is then recharged to VCIN when VSWH falls to PGND. GH output is inphase with the PWM input. The high-side gate is held LOW when the driver is disabled or the PWM signal is held within the 3-state window for longer than the 3state hold-off time, t<sub>D HOLD-OFF</sub>.

## **Adaptive Gate Drive Circuit**

The driver IC advanced design ensures minimum MOSFET dead-time while eliminating potential shoot through (cross-conduction) currents. It senses the state of the MOSFETs and adjusts the gate drive adaptively to ensure they do not conduct simultaneously. Figure 24 provides the relevant timing waveforms. To prevent overlap during the LOW-to-HIGH switching transition (Q2 off to Q1 on), the adaptive circuitry monitors the voltage at the GL pin. When the PWM signal goes HIGH, Q2 begins to turn off after some propagation delay (tpD\_PHGLL). Once the GL pin is discharged below ~2V, Q1 begins to turn on after adaptive delay tD DEADON.

To preclude overlap during the HIGH-to-LOW transition (Q1 off to Q2 on), the adaptive circuitry monitors the voltage at the VSWH pin. When the PWM signal goes LOW, Q1 begins to turn off after some propagation delay ( $t_{PD\_PLGHL}$ ). Once the VSWH pin falls below ~2.2V, Q2 begins to turn on after adaptive delay  $t_{D\_DEADOFF}$ . Additionally,  $V_{GS(Q1)}$  is monitored. When  $V_{GS(Q1)}$  is discharged below ~1.2V, a secondary adaptive delay is initiated, which results in Q2 being driven on after  $t_{D\_TIMEOUT}$ , regardless of SW state. This function is implemented to ensure  $C_{BOOT}$  is recharged each switching cycle in the event that the SW voltage does not fall below the 2.2V adaptive threshold. Secondary delay  $t_{D\_TIMEOUT}$  is longer than  $t_{D\_DEADOFF}$ .



Notes:  $t_{PD\_xox} = \text{propagation delay from external signal (PWM, SMOD, etc.) to IC generated signal. Example} \qquad (t_{PD\_PHGLL} \quad PWM going high to \quad LS \ Vgs \ (GL) going low). \\ t_{D\_xox} = \text{delay from IC generated signal to IC generated signal. Example} \qquad (t_{D\_DEADON} - LS \ Vgs \ (GL) low \quad to \ HS \ Vgs \ (GH) high).}$ 

**Exiting 3-State PWM** 3-state to high to GH rise, V IH\_PWM to 10% GH = PWM rise to GL fall, V IH\_PWM to 90% GL **t**PD TSGHH t PD PHGLL = PWM 3-state to low to GL rise, V IL\_PWM to 10% GL **t**PD TSGLH = PWM fall to GH fall, V IL\_PWM to 90% GH tPD\_PLGHL t<sub>PD\_PHGHH</sub> = PWM rise to GH rise, V IH\_PWM to 10% GH (assumes SMOD held low). **SMOD Dead Times** = SMOD fall to GL fall, VIL\_SMOD to 90% GL tD\_DEADON = GL fall to GH rise, LS -comp trip value (~2.0V GL ) to 10% GH tPD\_SLGLL = SMOD rise to GL rise, V<sub>IH\_SMOD</sub> to 10% GL = SW-node fall off to GL rise, SW -comp trip value (~ 2.2V) to 10% GL **t**PD SHGLH

Figure 24. PWM and 3-StateTiming Diagram

## Skip Mode (SMOD)

The SMOD function allows for higher converter efficiency under light-load conditions. During SMOD, the low-side FET gate signal is disabled (held LOW), preventing discharging of the output capacitors as the filter inductor current attempts reverse current flow – also known as "Diode Emulation" Mode.

When the SMOD pin is pulled HIGH, the synchronous buck converter works in Synchronous Mode, gating on the low-side FET. When the SMOD pin is pulled LOW, the low-side FET is gated off. The SMOD pin is connected to the PWM controller, which enables or disables the SMOD automatically when the controller detects light-load condition from output current sensing. Normally this pin is active LOW. See Figure 25 for timing delays.

Table 2. SMOD Logic

DISB#	PWM	SMOD#	GH	GL
0	X	X	0	0
1	3-State	Х	0	0
1	0	0	0	0
1	1	0	1	0
1	0	1	0	1
1	1	1	1	0

#### Note:

 The SMOD feature is intended to have low propagation delay between the SMOD signal and the low-side FET V<sub>GS</sub> response time to control diode emulation on a cycle-by-cycle basis.




Figure 25. SMOD Timing Diagram

## **Application Information**

## **Supply Capacitor Selection**

For the supply input (VDRV), a local ceramic bypass capacitor is required to have regulator stable and to reduce noise. For the regulator output on VCIN, another local ceramic bypass capacitor is needed to supply the peak power MOSFET low-side gate current and boot capacitor charging current. Use at least a 1µF, X7R or X5R capacitors. Keep these capacitors close to the FDMF6705V VDRV and VCIN pin and connect them to GND plane with vias. Do not tie VDRV and VCIN pins each other.

## **Bootstrap Circuit**

The bootstrap circuit uses a charge storage capacitor  $(C_{BOOT})$ , as shown in Figure 26. A bootstrap capacitance of 100nF X7R or X5R capacitor is adequate. A series bootstrap resistor would be needed

for specific applications to improve switching noise immunity.

## **Power Loss and Efficiency**

#### **Measurement and Calculation**

Refer to Figure 26 for power loss testing method. Power loss calculations are:

P<sub>IN</sub>=(V<sub>IN</sub> x I<sub>IN</sub>) + (V<sub>DRV</sub> x I<sub>DRV</sub>) (W)
P<sub>SW</sub>=V<sub>SW</sub> x I<sub>OUT</sub> (W)
P<sub>OUT</sub>=V<sub>OUT</sub> x I<sub>OUT</sub> (W)
P<sub>LOSS\_MODULE</sub>=P<sub>IN</sub> - P<sub>SW</sub> (W)
P<sub>LOSS\_BOARD</sub>=P<sub>IN</sub> - P<sub>OUT</sub> (W)
EFF<sub>MODULE</sub>=100 x P<sub>SW</sub>/P<sub>IN</sub> (%)
EFF<sub>BOARD</sub>=100 x P<sub>OUT</sub>/P<sub>IN</sub> (%)




Figure 26. Power Loss Measurement Block Diagram

## **PCB Layout Guidelines**

Figure 27 provides an example of a proper layout for the FDMF6705V and critical components. All of the high-current paths, such as  $V_{\rm IN}$ ,  $V_{\rm SWH}$ ,  $V_{\rm OUT}$ , and GND copper, should be short and wide for low inductance and resistance. This technique aids in achieving a more stable and evenly distributed current flow, along with enhanced heat radiation and system performance.

The following guidelines are recommendations for the PCB designer:

- Input ceramic bypass capacitors must be placed close to the VIN and PGND pins. This helps reduce the high-current power loop inductance and the input current ripple induced by the power MOSFET switching operation.
- 2. The V<sub>SWH</sub> copper trace serves two purposes. In addition to being the high-frequency current path from the DrMOS package to the output inductor, it also serves as a heat sink for the low-side MOSFET in the DrMOS package. The trace should be short and wide enough to present a low-impedance path for the high-frequency, highcurrent flow between the DrMOS and inductor to minimize losses and temperature rise. Note that the VSWH node is a high voltage and highfrequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. Since this copper trace also acts as a heat sink for the lower FET. balance using the largest area possible to improve DrMOS cooling while maintaining acceptable noise emission.
- An output inductor should be located close to the FDMF6705V to minimize the power loss due to the VSWH copper trace. Care should also be taken so the inductor dissipation does not heat the DrMOS.
- 4. PowerTrench® MOSFETs are used in the output stage. The Power MOSFETs are effective at minimizing ringing due to fast switching. In most cases, no VSWH snubber is required. If a snubber is used, it should be placed close to the VSWH and PGND pins. The resistor and capacitor need to be of proper size for the power dissipation.
- VCIN, VDRV, and BOOT capacitors should be placed as close as possible to the VCIN to CGND, VDRV to CGND, and BOOT to PHASE pins to ensure clean and stable power. Routing width and length should be considered as well.
- 6. Include a trace from PHASE to VSWH to improve noise margin. Keep the trace as short as possible.

- 7. The layout should include the option to insert a small-value series boot resistor between the boot capacitor and BOOT pin. The boot-loop size, including R<sub>BOOT</sub> and C<sub>BOOT</sub>, should be as small as possible. The boot resistor is normally not required, but is effective at controlling the high-side MOSFET turn-on slew rate. This can improve noise operating margin in synchronous buck designs that may have noise issues due to ground bounce or high positive and negative VSWH ringing. Inserting a boot resistance lowers the DrMOS efficiency. Efficiency versus noise tradeoffs must be considered.
  - The VIN and PGND pins handle large current transients with frequency components greater than 100MHz. If possible, these pins should be connected directly to the VIN and board GND planes. The use of thermal relief traces in series with these pins is discouraged since this adds inductance to the power path. This added inductance in series with either the VIN or PGND pin degrades system noise immunity by increasing positive and negative VSWH ringing.
- CGND pad and PGND pins should be connected by plane GND copper with multiple vias for stable grounding. Poor grounding can create a noise transient offset voltage level between CGND and PGND. This could lead to faulty operation of gate driver and MOSFET.
- Ringing at the BOOT pin is most effectively controlled by close placement of the boot capacitor. Do not add an additional BOOT to the PGND capacitor. This may lead to excess current flow through the BOOT diode.
- 10. The SMOD# and DISB# pins have weak internal pull-up and pull-down current sources, respectively. They should not be left floating. These pins should not have any noise filter capacitors.
- 11. Use multiple vias on each copper area to interconnect top, inner, and bottom layers to help distribute current flow and heat conduction. Vias should be relatively large and of reasonably low inductance. Critical high-frequency components, such as R<sub>BOOT</sub>, C<sub>BOOT</sub>, the RC snubber, and bypass capacitors should be located as close to the respective DrMOS module pins as possible on the top layer of the PCB. If this is not feasible, they should be connected from the backside through a network of low-inductance vias.




Figure 27. PCB Layout Example

# **Physical Dimensions**




Figure 28. 40-Lead, Clipbond PQFN DrMOS, 6.0x6.0mm Package

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fainthild Semiconductor and/or its global aubsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower<sup>ne</sup> F-PFS79 Power-SPM™ The Power Franchise\* FRFET\* The Right Technology for Your Success™ Auto-SPM\*\* AX-CAP\*\*\* PowerTrench® Global Power Resource PowerX5<sup>™</sup> p wer Green FPS\*\* Programmable Active Droop™ Build it Nove Green FPS<sup>ra</sup> e-Series<sup>ra</sup> CorePLUS\*\* OFFT TinyBoost\*\* Grazini. DSW CorePOWER\*\* TiryBuck\*\* **GTOM** Quiet Senes\*\* CROSSVOLT\* TrryCalc<sup>18</sup> IntelliMAX79 RapidConfigure\*\* CTLIN TryLogic\* ISOFLANAR™ Current Transfer Logic\*\* TINYOPTOM MegaBuckra DEUXPEED TiryPinver<sup>18</sup> Saving our world, 1 mW/W/kW at a time™ MICROCOUPLER™ Dual Cool<sup>TM</sup> TryPVMm Signal/Vise\*\* EDOSPARK® MicroFET79 SmartMax\*\* Tiny/Vine Til EfficientMax\*\*\* MicroPak\*\* SMART START\* TriFault Detect\*\* ESBON MicroPak2ne TRUECURRENT\*\* SPM\* Miller Drivers STEALTH\* uSerDes™ MotionMiss.\*\* SuperFET\* airchild\* Mobion-SPM™ SuperSCT\*\*3 Fairchild Semiconductor® mWSaver\*\* SuperSOT\*-8 UHD FACT Quiet Series\*\* OptoHiT18 SuperSOT\*\*-8 FACT Utra FREETW OPTOLOGIC\* SupreMOS\* FAST\* UNFETT OPTOPLANAR\* FastyCore<sup>TM</sup> SyncFET\* VCX<sup>28</sup> Sync-Lock™ FETBench<sup>TM</sup> VisualMax\*\* SYSTEM \*\* XSTM Flash/Vriter\* PDP SPM" FPST#

#### DISCLAIMER

FAIRCHLD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARSING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a)
  are intended for surgical implant into the body or (b) support or
  sustain life, and (c) whose failure to perform when properly used in
  accordance with instructions for use provided in the labeling, can be
  reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data, supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 153

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.