

- T²L compatible input and output
- Standby power 5 nano watts max.
- Delays stable and precise
- 16-pin DIP package (.240 high)
- Available in delays up to 358ns
- Available in 22 delay steps with resolution from 1 to 50ns
- Propagation delays fully compensated
- All delays digitally programmable
- 10 T²L fan-out capacity

design notes

The "DIP Series" of Programmable Logic Delay Lines developed by Engineered Components Company have been designed to allow for final delay adjustment during or after installation in a circuit. These Logic Delay Lines incorporate required driving and pick-off circuitry and are contained in a 16-pin DIP package compatible with T²L, Advanced CMOS and Fast circuits. These modules are of hybrid construction utilizing

the proven technologies of active integrated circuitry and of passive networks utilizing capacitive, inductive and resistive elements. The MTBF on these modules, when calculated per MIL-HDBK-217 for a 50°C ground fixed environment, is in excess of 1.5 million hours. The design includes compensation for propagation delays and incorporates internal termination at the output; no additional external components are needed to obtain the required delay.

The Logic Delay Lines are digitally programmable by the presence of either a "1" or a "0" at each of the programming pins. Since the input and the output terminals are fixed and the programming is accomplished only by DC voltage levels, programming may be accomplished by remote switching or permanent termination of the appropriate programming pins to logic "1" or "0" levels; the Logic Delay Line may also be programmed automatically by computer generated data. MUX set-up time is 3ns typical.

The PDL-ACT is offered in 22 models with time delays to a maximum of 358ns and with step resolution as shown in the Part Number Table. Programming of maximum delays is accomplished in 8 delay steps in accordance with the Truth Table Examples shown on page 3. Tolerances on minimum delay, delay change per step and deviation from programmed delay are shown in the Part Number Table on page 3.



3580 Sacramento Drive, P. O. Box 8121, San Luis Obispo, CA 93403-8121 Phone: (805) 544-3800

DESIGN NOTES (continued)


Delay time is measured at the +1.5V level on the leading edge. Rise time is measured from .75V to 2.4V. With a 50pf load, maximum rise time is 1.5ns. Temperature coefficient of delay is approximately +350 ppm/°C over the operating temperature range of -40 to +85°C.

The PDL-ACT is designed for use with positive input pulses and will reproduce these at the output without inversion; an inverted output is also provided simultaneously at \overline{OUT} . Output is Advanced CMOS logic; programming pins are Advanced CMOS single fan-in. These logic delay lines have the capability of driving up to 10 T²L loads.


These "DIP Series" modules are packaged in a 16-pin DIP housing, molded of flame-proof Diallyl Phthalate per MIL-M-14, Type SDG-F and are fully encapsulated in epoxy resin. Leads meet the solderability requirements of MIL-STD-202, Method 208. Corner standoffs on the housing provide positive standoff from the printed circuit board to permit solder-fillet formation and flush cleaning of solder-flux residues for improved reliability.

Marking consists of manufacturer's name, logo (EC²), part number, terminal identification and date code of manufacture. All marking is applied by silk screen process using white epoxy paint in accordance with MIL-STD-130, to meet the permanency of identification required by MIL-STD-202, Method 215.

BLOCK DIAGRAM IS SHOWN BELOW



MECHANICAL DETAIL IS SHOWN BELOW



TEST CONDITIONS

- 1. All measurements are made at 25°C.
- 2. V_{CC} supply voltage is maintained at 5.0V DC.
- All units are tested using an ACT toggle-type positive input pulse and one ACT load at the output.
- ø4. Input pulse width used is 600ns. Pulse period is 5,000ns.

OPERATING SPECIFICATIONS

Logic 1 input:

Voltage 2V min.; V_{CC} max.

Logic 0 input:

Voltage 0.8V max.

Logic 1 Voltage out: 4.3V min. @ -24ma

Logic O Voltage out: 0.44V max. @ +24ma

Operating temperature range: -40 to +85 °C.

Storage temperature: -55 to +125 °C.

*Delays increase or decrease approximately 2% for an increase or decrease of 5% in supply voltage.

PART NUMBER TABLE

ØDELAYS AND TOLERANCES (in ns)										
Part Number	*Step Zero Delay Time	Maximum Delay Time (Nom)	Delay Change Per step	* *Maximum Deviation From Programmed Delay						
PDL-ACT-8-1	8.0 ±1	15	1 ± .3	± .4						
PDL-ACT-8-2	8.0 ±1	22	2 ± .4	± .6						
PDL-ACT-8-3	8.0 ±1	29	3 ± .5	± .8						
PDL-ACT-8-4	8.0 ±1	36	4 ± .5	± .9						
PDL-ACT-8-5	8.0 ±1	43	5 ± .5	± 1.0						
PDL-ACT-8-6	8.0 ±1	50	6 ± .6	± 1.2						
PDL-ACT-8-7	8.0 ±1	57	7 ± .7	± 1.4						
PDL-ACT-8-8	8.0 ±1	64	8 ± .8	± 1.6						
PDL-ACT-8-9	8.0 ±1	71	9 ± .9	± 1.8						
PDL-ACT-8-10	8.0 ±1	78	10 ± 1.0	± 2.0						
PDL-ACT-8-11	8.0 ±1	85	11 ±1.1	± 2.2						
PDL-ACT-8-12	8.0 ±1	92	12 ± 1.2	± 2.4						
PDL-ACT-8-13	8.0 ±1	99	13 ±1.3	± 2.6						
PDL-ACT-8-14	8.0 ±1	106	14 ± 1.4	± 2.8						
PDL-ACT-8-15	8.0 ±1	113	15 ±1.5	± 3.0						
PDL-ACT-8-20	8.0 ±1	148	20 ± 2.0	± 4.0						
PDL-ACT-8-25	8.0 ±1	183	25 ± 2.5	± 5.0						
PDL-ACT-8-30	8.0 ± 1	218	30 ±3.0	± 6.0						
PDL-ACT-8-35	8.0 ± 1	253	35 ± 3.5	± 7.0						
PDL-ACT-8-40	8.0 ± 1	288	40 ±4.0	± 8.0						
PDL-ACT-8-45	8.0 ± 1	323	45 ±4.5	± 9.0						
PDL-ACT-8-50	8.0 ± 1	358	50 ± 5.0	±10.0						

TRUTH TABLE EXAMPLES

Programming	3	0	0	0	0	1	1	1	1
Part Pins	2	0	0	1	1	0	0	1	1
Number	1	0	1	0	1	0	1	0	1
PDL-ACT-8-1		8	1	2	3	4	5	6	7
PDL-ACT-8-2		8	2	4	6	8	10	12	14
PDL-ACT-8-3		8	3	6	9	12	15	18	21
ETC.									

^{*} Delay at step zero is referenced to the input pin.

^{**}All delay times after step zero are referenced to step zero.

<sup>Ø All modules can be operated with a minimum input pulse width of 40% of full delay and pulse period
approaching square wave; since delay accuracies may be somewhat degraded, it is suggested that the
module be evaluated under the intended specific operating conditions. Special modules can be readily
manufactured to improve accuracies and/or provide customer specified delay times for specific applications.</sup>