

# CX24109

Digital Satellite Tuner

Rev. 01 — 13 November 2008

Product data sheet

## Document information

Info	Content
------	---------

Keywords	
----------	--

Abstract	
----------	--

**Ordering information**

Type number	Description	Package
CX24109-11	Digital Satellite Tuner	48-pin eTQFP
CX24109-11Z		

**Revision history**

Revision	Date	Description
01	20081113	First NXP version based on the Conexant 102031A data sheet.

**Contact information**

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

**General description**

The CX24109 is a highly integrated, direct down-conversion satellite tuner intended for high-volume digital video, audio, and data receivers. When combined with the CX24121 QPSK demodulator/FEC decoder, the chip set provides a complete broadband satellite front-end solution capable of operating from 1–45 MSps in the most demanding satellite environments. It is compatible with international standards such as DVB and DSS. The highly integrated CX24109 reduces the tuner BOM cost and simplifies the RF layout.


**Features**

- ◆ Zero-IF architecture eliminates the need for image reject filtering
- ◆ Integrated LNA
- ◆ Integrated LO with onboard VCO and synthesizer
- ◆ Single +5 V supply
- ◆ Reference oscillator output for demodulator

**Applications**

- ◆ DBS set-top boxes
- ◆ Commercial digital video, audio, and data receivers
- ◆ Digital VCRs

**Block diagram**





## Contents

<b>Contents</b> .....	<b>5</b>
<b>Figures</b> .....	<b>7</b>
<b>Tables</b> .....	<b>9</b>
<b>1 Functional Description</b> .....	<b>11</b>
1.1 Pinout Information.....	11
1.2 Pin Description.....	11
1.3 Application Overview.....	12
1.4 Signal Path.....	13
1.5 AGC and Control.....	15
1.6 Local Oscillator.....	15
1.7 Programming Interface.....	15
1.7.1 Gain Equations.....	21
1.7.2 Frequency Equations.....	22
1.7.3 Recommended Default Values.....	22
<b>2 Applications</b> .....	<b>23</b>
2.1 AGC Input.....	23
2.2 VCO Power Pin Ripple Requirement.....	23
2.3 Transmission Lines.....	23
2.4 Example Schematic.....	23
2.5 Typical Performance Curves.....	26
<b>3 Parametric Data and Specifications</b> .....	<b>31</b>
3.1 Electrical Specifications.....	31
3.1.1 Standard Operating Conditions.....	31
3.2 Mechanical Specifications.....	36
<b>Legal information</b> .....	<b>39</b>



## Figures

Fig. 1	CX24109 Pin Diagram . . . . .	11
Fig. 2	QPSK Demodulation Typical Application Block Diagram . . . . .	13
Fig. 3	Detailed Functional Block Diagram . . . . .	14
Fig. 4	Serial Interface Programming Example . . . . .	16
Fig. 5	Programming Word Configuration . . . . .	16
Fig. 6	Simplified Application Schematic (Page 1 of 2) . . . . .	24
Fig. 7	Simplified Application Schematic (Page 2 of 2) . . . . .	25
Fig. 8	Reflection Coefficient at Input of CX24109 . . . . .	26
Fig. 9	Baseband Filter Gain vs. Frequency and FILTERUNE Voltage . . . . .	27
Fig. 10	Filter -3 dB Bandwidth vs. FILTERUNE Voltage . . . . .	27
Fig. 11	Gain and IIP3 vs. AGC Voltage at 950 MHz . . . . .	28
Fig. 12	Gain and IIP3 vs. AGC Voltage at 2150 MHz . . . . .	28
Fig. 13	Gain and NF vs. AGC Voltage at 950 MHz . . . . .	29
Fig. 14	Gain and NF vs. AGC Voltage at 2150 MHz . . . . .	29
Fig. 15	Serial Programming Example . . . . .	33
Fig. 16	48-pin eTQFP Land Pattern . . . . .	36
Fig. 17	48-pin eTQFP Package Diagram . . . . .	37





**Tables**

Table 1. Pin Description . . . . . 11

Table 2. Power Supply and Ground Pins . . . . . 12

Table 3. Programming Bit Mapping . . . . . 16

Table 4. Band Select Programming . . . . . 18

Table 5. VGA Programming . . . . . 19

Table 6. VCA Programming . . . . . 20

Table 7. PLL Programming . . . . . 21

Table 8. Recommended AGC Programming Values . . . . . 22

Table 9. Recommended VCO Frequency vs. Charge Pump Current . . . . . 22

Table 10. Recommended Charge Pump Polarity and Reference Divider Values . . . . . 22

Table 11. Absolute Maximum Ratings . . . . . 31

Table 12. Operating Conditions . . . . . 31

Table 13. DC Electrical Characteristics . . . . . 32

Table 14. AC Electrical Characteristics . . . . . 32

Table 15. RF Electrical Characteristics . . . . . 33

Table 16. Baseband Frequency Response . . . . . 36



# CX24109


## Chapter 1: Functional Description

Rev. 01 — 13 November 2008

Product data sheet

### 1.1 Pinout Information

Figure 1. CX24109 Pin Diagram



102031\_002

### 1.2 Pin Description

Table 1. Pin Description

Pin Name	Pin No.	I/O	Description
RFIN	4	I	RF input signal pin.
AGC	37	I	AGC control input from the demodulator/FEC IC. It controls the gain of the RF attenuator and both baseband amplifiers. Minimum gain occurs at minimum voltage. Input impedance $z_{in} = 1\text{ M}\Omega/20\text{ pF}$ .
FILTUNE	36	I	Baseband filter control input from the demodulator/FEC IC. Minimum BW occurs at minimum voltage. $Z_{in} = 17\text{ k}\Omega/20\text{ pF}$ .

Table 1. Pin Description

Pin Name	Pin No.	I/O	Description
TUNERES	12	—	Filter reference. A resistor to ground from this pin sets the reference current for the tunable filter. See <a href="#">Figure 6</a> and <a href="#">Figure 7</a> .
IOUTP, IOUTN	34, 35	O	I channel output to the demodulator/FEC IC. Can be used balanced or single-ended. $Z_{out} = 1\text{ k}\Omega/10\text{ pF}$ .
QOUTP, QOUTN	31, 32	O	Q channel output to the demodulator/FEC IC. Can be used balanced or single-ended. $Z_{out} = 1\text{ k}\Omega/10\text{ pF}$ .
DCIP, DCIN	8, 9	—	I channel DC offset cancellation. A capacitor must be placed between these pins. See <a href="#">Figure 6</a> and <a href="#">Figure 7</a> .
DCQP, DCQN	10, 11	—	Q channel DC offset cancellation. A capacitor must be placed between these pins. See <a href="#">Figure 6</a> and <a href="#">Figure 7</a> .
LPFILT	20	—	Loop filter. A network with a capacitor in parallel with a series resistor and capacitor connected from this pin to ground determines the loop filter bandwidth. See <a href="#">Figure 6</a> and <a href="#">Figure 7</a> .
CLKREFOUT	24	O	Clock reference output. This pin provides the reference clock for the demodulator/FEC IC. The maximum load allowed at this node is $Z_{LOAD} = 10\text{ k}\Omega/20\text{ pF}$ .
XTAL1, XTAL2	16, 17	—	Crystal inputs. A 10.111 MHz, series-resonant, fundamental crystal is placed between these two pins to create the system clock. See <a href="#">Figure 6</a> and <a href="#">Figure 7</a> .
CLK	28	I	Serial bus clock signal.
EN	26	I	Serial bus latch enable.
DATA	27	I	Serial bus data pin.
LD	25	O	The lock detect signal to the demodulator/FEC IC. $Z_{LOAD} = 10\text{ k}\Omega/20\text{ pF}$ . High is the locked state.

Table 2. Power Supply and Ground Pins


Pin Name	Pin No.	I/O	Description
VCC	1, 13, 18, 22, 29, 38, 40, 42, 44, 47	P	+5 V power supply
GND	2, 3, 5, 6, 7, 14, 15, 19, 21, 23, 30, 33, 39, 41, 43, 45, 46, 48	P	Ground

### 1.3 Application Overview

Several million Satellite Set-Top Boxes (STBs) are deployed in many different entertainment networks around the world today. The standards for each network may vary a little but the requirements for the tuner in the STB are essentially the same. Each receiver system in the

network requires an antenna, a Low Noise Block (LNB) downconverter, a drop cable, and an STB. The LNB converts the satellite downlink frequency to an intermediate L-band frequency where it is passed to the STB via the drop cable. The STB front end consists of a tuner and a demodulator/FEC IC. The satellite tuner must tune to the L-band frequency, downconvert the carrier, and separate it to baseband I and Q signals. The demodulator/FEC IC includes QPSK Demodulation, carrier tracking, AGC control, bit timing, and the required FEC for a given network service. [Figure 2](#) illustrates a typical application block diagram for the CX24109/CX24121 chip set in an STB front end.

Figure 2. QPSK Demodulation Typical Application Block Diagram




102031\_003

### 1.4 Signal Path

The CX24109 is a highly integrated, direct-down conversion satellite tuner. It consists of an LNA, variable RF attenuator, quadrature downconverter, variable IF gain amplifiers, variable low-pass filters, VCO, and synthesizer. A detailed block diagram of the IC is illustrated in [Figure 3](#).

Figure 3. Detailed Functional Block Diagram



102031\_004

The L-band output from the LNB enters the IC through the RFIN pin and is immediately amplified by the Voltage Controlled Attenuator block (VCA). The VCA functions as a variable gain LNA. The noise figure and gain of the VCA are the dominant factors for the tuner's noise figure. The signal is then quadrature downconverted to I and Q baseband channels. Additional amplifiers at baseband provide more variable gain for the AGC loop. Also at baseband, variable low-pass filters provide anti-alias filtering and eliminate noise power from adjacent carriers and spurious signals before they can impact the A/Ds in the demodulator IC.

## 1.5 AGC and Control

The AGC functionality for the CX24109 is split between the RF and baseband sections, and provides 80 dB of variable gain. The primary control for the AGC is an analog voltage from the demodulator IC. Programmable adjustments to the slope and offset of each variable gain component in the tuner are available through the AGC control registers. Programming information for the VGA and VCA is provided in [Tables 4](#) and [5](#), respectively. The recommended default values for the programmable control bits versus symbol rate are listed in [Table 8](#).

## 1.6 Local Oscillator

The local oscillator consists of a synthesizer and a VCO block, and is contained entirely within the CX24109. The VCO block uses an innovative architecture that requires only a 5 V source, eliminating the need for a 28 V power supply. It includes the required tank circuit.

The VCO block consists of a bank of eight oscillators operating at twice and four times the input frequency with a continuous range from 2200 MHz to 4400 MHz. The VCOs overlap to cover the frequency range from 950 MHz to 2150 MHz under all voltage, temperature, and process variations. The VCO tuning range, combined with programmable  $\div 2$  or  $\div 4$  frequency dividers, creates the continuous frequencies from 950 MHz to 2150 MHz for the local oscillator. A simple tuning algorithm must be run by the host processor one time at power-up to calibrate the VCO block. Conexant provides this program.


The synthesizer is also contained within the CX24109. It uses a 10.111 MHz reference frequency and a reference divider,  $\div R$ , to set the phase comparison frequency. Two programming bits are used to configure the reference divider to divide by 10, 20, or 40, which in turn sets the comparison frequency to 1.0111 MHz, 505 kHz, or 253 kHz, respectively. A reference divider of 10 is recommended. The comparison frequency also determines the frequency step size of the local oscillator. Another programmable divider is provided for the VCO output. It consists of a 32/33 prescaler, a 9-bit N-counter (N-divider), a 5-bit A-counter (A-divider), and a fixed  $\div 2$  block. The programmable divider divides the VCO output from its highest frequency to the minimum phase comparison frequency. The programmable charge pump includes output currents of 1 mA, 2 mA, 3 mA, and 4 mA. Programming information for the synthesizer can be found in [Table 7](#). The recommended values for charge pump current, polarity, and referenced dividers are listed in [Tables 9](#) and [10](#).

The typical loop filter bandwidth is set with external passive components and should be set between 8 kHz and 15 kHz.

## 1.7 Programming Interface


A three-wire serial interface with Clock, Data, and Enable lines is used to program the CX24109. All digital signals are CMOS-compatible. The serial data carries the binary settings for the programmable dividers, the VCO band select, the voltage-controlled attenuator, and the voltage-controlled amplifiers. When the Enable line is low, data is shifted into an internal shift register on the rising edge of the clock, and when the Enable line goes high, the stored data is latched. The clock signal should be kept low when inactive. The maximum clock rate is 1 MHz. [Figure 4](#) illustrates the relationship between the Clock, Data, and Enable signals.

Figure 4. Serial Interface Programming Example



The internal shift register in the CX24109 is 21 bits long. When the data is latched into the IC, the two MSBs act as control bits, and the lower 19 bits are the data bits as illustrated in [Figure 5](#). Data must be entered MSB first.

Figure 5. Programming Word Configuration



The control bits determine the functional block that is being programmed, while the data bits contain the specific control information. [Table 3](#) provides a detail mapping of the control and data bits.

Table 3. Programming Bit Mapping (Sheet 1 of 2)

Programming Bit Mapping																						
20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
MSB																				LSB		
Band Select																						
0	0	R	R	R	R	R	R	R	R <sup>(1)</sup>	R	V	R <sup>(1)</sup>									Band Select	
VGA Programming																						
0	1	R	VGA2 Offset									VGA1 Offset										
VCA Programming																						
1	0	R	VCA Offset									VCA Slope										
PLL Programming																						



Table 3. Programming Bit Mapping (Sheet 2 of 2)

Programming Bit Mapping										
1	1	÷R Divider	P	Charge Pump Current	MSB	÷ N Divider <sup>(2)</sup>	LSB	MSB	÷A Divider <sup>(2)</sup>	LSB

**GENERAL NOTES:**

- R means Reserved except for ÷R which means reference divider.  
P means Charge Pump Polarity  
V means VCO Divide Select

**FOOTNOTES:**

- <sup>(1)</sup> These Reserved locations must be set to zero. All other Reserved location values do not matter.  
<sup>(2)</sup> These Divide ratios are binary coded.

Table 4. Band Select Programming

Band Select								Typical Receive Frequency Range (MHz)	VCO Number	VCO Divider
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0	1	0	0	0	0	0	0	950–1019	7	4
1	0	0	0	0	0	0	0	1019–1075	8	4
0	0	0	0	0	0	0	1	1075–1178	1	2
0	0	0	0	0	0	1	0	1178–1296	2	2
0	0	0	0	0	1	0	0	1296–1432	3	2
0	0	0	0	1	0	0	0	1432–1576	4	2
0	0	0	1	0	0	0	0	1576–1718	5	2
0	0	1	0	0	0	0	0	1718–1856	6	2
0	1	0	0	0	0	0	0	1856–2036	7	2
1	0	0	0	0	0	0	0	2036–2150	8	2

VCO Divide Select	
Bit 9	Function
0	÷4
1	÷2

Table 5. VGA Programming

VGA1 Offset									
Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Offset in dB
1	1	1	1	1	1	1	1	0	-27.0
1	1	1	1	1	1	1	0	0	-28.5
1	1	1	1	1	1	0	0	0	-30.0
1	1	1	1	1	0	0	0	0	-31.5
1	1	1	1	0	0	0	0	0	-33.0
1	1	1	0	0	0	0	0	0	-34.5
1	1	0	0	0	0	0	0	0	-36.0
1	0	0	0	0	0	0	0	0	-37.5
0	0	0	0	0	0	0	0	0	-39.0
VGA2 Offset									
Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Offset in dB
1	1	1	1	1	1	1	1	0	35
1	1	1	1	1	1	1	0	0	32
1	1	1	1	1	1	0	0	0	29
1	1	1	1	1	0	0	0	0	26
1	1	1	1	0	0	0	0	0	23
1	1	1	0	0	0	0	0	0	20
1	1	0	0	0	0	0	0	0	17
1	0	0	0	0	0	0	0	0	14
0	0	0	0	0	0	0	0	0	11

Table 6. VCA Programming

VCA Slope									
Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Slope in dB/V
0	0	0	0	0	0	0	0	1	47.0
0	0	0	0	0	0	0	1	1	49.5
0	0	0	0	0	0	1	1	1	52.0
0	0	0	0	0	1	1	1	1	54.5
0	0	0	0	1	1	1	1	1	57.0
0	0	0	1	1	1	1	1	1	59.5
0	0	1	1	1	1	1	1	1	62.0
0	1	1	1	1	1	1	1	1	64.5
1	1	1	1	1	1	1	1	1	67.0
VCA Offset									
Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Offset in dB
0	0	0	0	0	0	0	0	1	90.00
0	0	0	0	0	0	0	1	1	94.25
0	0	0	0	0	0	1	1	1	98.50
0	0	0	0	0	1	1	1	1	102.75
0	0	0	0	1	1	1	1	1	107.00
0	0	0	1	1	1	1	1	1	111.25
0	0	1	1	1	1	1	1	1	115.50
0	1	1	1	1	1	1	1	1	119.75
1	1	1	1	1	1	1	1	1	124.00

Table 7. PLL Programming

Charge Pump Current		
Bit 15	Bit 14	Current (mA)
0	0	1
0	1	2
1	0	3
1	1	4
Charge Pump Polarity		
Bit 16		Function
0		Positive
1		Negative
Reference Dividers		
Bit 18	Bit 17	Function
0	0	—
0	1	Reserved
1	0	Reserved
1	1	÷10

### 1.7.1 Gain Equations

The RF block voltage gain ( $G_{RF}$ ) is equal to the VCA gain + the mixer gain.

$$G_{RF} = V_{AGC} \times \text{VCA Slope} - \text{VCA Offset (in dB)} + 23$$

where the maximum value of  $G_{RF}$  is 23 dB, regardless of voltage

VGA1 voltage gain ( $G_{VGA1}$ ) is equal to

$$G_{VGA1} = V_{AGC} \times 26 + \text{VGA1 Offset (in dB)}$$

VGA2 voltage gain ( $G_{VGA2}$ ) is equal to

$$G_{VGA2} = \text{VGA2 Offset (in dB)}$$

The total baseband voltage gain ( $G_{\text{Baseband}}$ ) is equal to

$$\begin{aligned} G_{\text{Baseband}} &= G_{VGA1} + G_{\text{Filter}} + G_{VGA2} \\ &= G_{VGA1} + 3 + G_{VGA2} \end{aligned}$$

### 1.7.2 Frequency Equations

The VCO frequency is determined by

$$F_{VCO} = (F_{Crystal} \div R) \times (N + (A \div 32)) \times 32 \times 2$$

$$= (10.111 \div R) \times (N + (A \div 32)) \times 32 \times 2$$

NOTE: If A = 0, then N = N + 1

Remember, the incoming receive frequency is always lower than the VCO frequency, such that:

$$F_{Receive} = F_{VCO} \div 2 \text{ or } F_{VCO} \div 4$$

### 1.7.3 Recommended Default Values

**Table 8. Recommended AGC Programming Values**

VCA and VGA Slope and Offset vs. Symbol Rate							Condition
Symbol Rate	VCA Slope (dB/V)	VCA Offset (dB) <sup>(1)</sup>	VGA1 Slope (dB/V) <sup>(2)</sup>	VGA1 Offset (dB)	VGA2 Slope (dB/V) <sup>(2)</sup>	VGA2 Offset (dB)	FILTUNE Voltage (V)
1 to 5 MSps	52	98.5 (102.75)	26	-30	0	29	0.41
5 to 15 MSps	57	98.5 (107)	26	-33	0	17	0.90
15 to 45 MSps	59.5	98.5 (111.25)	26	-36	0	14	2.70

**FOOTNOTES:**

<sup>(1)</sup> There is an interaction between the offset and slope settings in the RF block, so the actual settings will be different from the theoretical setting. Theoretical settings are given in parentheses.

<sup>(2)</sup> These values are for reference only. They are not programmable.

**Table 9. Recommended VCO Frequency vs. Charge Pump Current**

VCO Frequency	Charge Pump Current
Lower 50% VCO Frequency Range	2 mA
Upper 50% of VCO Frequency Range	3 mA

**Table 10. Recommended Charge Pump Polarity and Reference Divider Values**

Feature	Specification
Charge Pump Polarity	Negative
Reference Divider	÷10

### 2.1 AGC Input

To prevent excessive current draw, a 10 k $\Omega$  resistor on the AGC pin is recommended. See [Figure 6](#).

### 2.2 VCO Power Pin Ripple Requirement

Care must be taken to reduce the power supply ripple on pin 13 (VCO power supply) in order to reduce phase noise. The power supply conditioning circuitry given in [Figure 6](#) is suitable for most circumstances.


### 2.3 Transmission Lines

Though the CX24109's RF layout is simple, there are two transmission lines that must be designed. The first transmission line is the LNB power line, which is located at the connector. The second transmission line is between the connector and the RF IN pin. The input transmission line must have a characteristic impedance of 75  $\Omega$ . The schematic gives recommended dimensions assuming a two-layer FR-4 board.

### 2.4 Example Schematic

[Figure 6](#) provides a simplified version of the CX24109/CX24121 reference design. For complete and current reference design information, contact your local Conexant sales office.

Figure 6. Simplified Application Schematic (Page 1 of 2)




**FOOTNOTE:**

(1) Ground pins include: 2, 3, 5, 6, 7, 14, 15, 19, 21, 23, 30, 33, 39, 41, 43, 45, 46, and 48

102031\_007



Figure 7. Simplified Application Schematic (Page 2 of 2)




**FOOTNOTE:**

- (1) Ground Pins include: 4, 6, 8, 10, 15, 26, 30, 34, 50, 52, 62, 70, and 71.
- (2) Core (1.8 V) power pins include: 7, 9, 14, 29, 49, and 69.  
3.3 V power pins include: 25, 33, 51, and 61.
- (3) RS\_DATA includes RS\_DATA0–RS\_DATA7 pins 35, 31, 28, 27, 24, 23, 22, and 21.

102031\_008

2.5 Typical Performance Curves

Figure 8. Reflection Coefficient at Input of CX24109



102031\_020

Figure 9. Baseband Filter Gain vs. Frequency and FILTUNE Voltage




Figure 10. Filter -3 dB Bandwidth vs. FILTUNE Voltage




Figure 11. Gain and IIP3 vs. AGC Voltage at 950 MHz




Figure 12. Gain and IIP3 vs. AGC Voltage at 2150 MHz




Figure 13. Gain and NF vs. AGC Voltage at 950 MHz





Figure 14. Gain and NF vs. AGC Voltage at 2150 MHz





# CX24109

## Chapter 3: Parametric Data and Specifications

Rev. 01 — 13 November 2008

Product data sheet

### 3.1 Electrical Specifications

Table 11. Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units
Supply Voltage	-0.3	6	V
Input Voltage Range	-0.3	V <sub>CC</sub> + 0.3	V
Storage Temperature	-65	+150	°C
Junction Temperature	—	+150	°C

#### 3.1.1 Standard Operating Conditions

All specifications are valid under the operating conditions indicated in [Tables 8, 9, 10, and 12](#).

Table 12. Operating Conditions

Parameter	Conditions	Min	Typ	Max	Units
Ambient Operating Temperature	—	0	+25	+70	°C
Maximum Operating Junction Temperature	—	—	—	125	°C
Supply Voltage	—	4.75	5.0	5.25	V
Reference Oscillator Frequency	Series resonant, fundamental	—	10.111	—	MHz
Reference Oscillator Frequency Stability	Including temperature drift	—	—	±100	ppm
Loop Filter Bandwidth	—	—	10	—	kHz

Table 13. DC Electrical Characteristics

Parameter	Conditions	Min	Typ	Max	Units
Supply Current <sup>(1)</sup>	—	—	244	262	mA
Usable AGC Voltage Range, $V_{AGC}$	—	1.3	—	2.80	V
Impedance of AGC Input	at DC	—	1	—	M $\Omega$
AGC Current, $I_{AGC}$	—	—	—	0.4	mA
Usable Filtune Voltage Range, $V_{Filtune}$	—	0	—	3.0	V
Impedance of Filtune Input	at DC	—	17	—	k $\Omega$
Thermal Resistance of Package	$\theta_{ja}$ <sup>(2)</sup>	—	42	—	°C/W
	$\theta_{jc}$	—	8.7	—	°C/W

**FOOTNOTES:**

<sup>(1)</sup> Using 15–45 MSps programming values (see [Table 8](#)),  $V_{CC} = 5.0$  V,  $V_{AGC} = 1.45$  V,  $V_{Filtune} = 2.7$  V.

<sup>(2)</sup> Using a 2-layer CX24109/CX24121 reference design, where the package's exposed paddle is connected to the printed circuit board ground plane using thermal vias. The ground plane on the reference design is approximately 2-7/8 inches x 1-1/4 inches. Better thermal performance can be obtained by increasing ground plane coverage or increasing the number of attached printed circuit board layers.

Table 14. AC Electrical Characteristics

Parameter	Conditions	Min	Typ	Max	Units	
Programming Clock Frequency	—	—	—	1	MHz	
Bus Timing	Data Setup, $t_{SU}$	See <a href="#">Figure 15</a> .		—	10	ns
	Data Hold, $t_{HD}$			—	10	ns
	Enable Pulse Width, $t_{EW}$			1	—	$\mu$ s
	Clock to Enable, $t_{CE}$			—	1	$\mu$ s
Programming Lines: Clock, Data, Enable	$V_{IH}$	—	2.1	—	V	
	$V_{IL}$	—	—	0.8	V	
	$I_{IH}$	—	—	0.5	mA	
	$I_{IL}$	—	—	-0.5	mA	
LD and CLKREFOUT	$V_{OH}$	—	2.3	2.65	V	
	$V_{OL}$	—	—	0.9	1.125	V



Figure 15. Serial Programming Example




Table 15. RF Electrical Characteristics (Sheet 1 of 3)

Parameter	Conditions	Min	Typ	Max	Units
Tuning Frequency	—	950	—	2150	MHz
Input Power, Single Tone <sup>(1)</sup>	Depends on bandwidth of incoming signal and C/I	-81	—	-23	dBm
Aggregate Input Power <sup>(1)(2)</sup>	—	—	—	-7	dBm
Input Impedance, Balanced <sup>(1)</sup>	Z <sub>SOURCE</sub> = 75 Ω	—	75	—	Ω
Input VSWR <sup>(1)</sup>	—	—	10	—	dB
Iout and Qout Output Voltage	R <sub>Load</sub> = 1 kΩ	—	0.5	—	V <sub>P-P</sub>
Maximum Conversion (Voltage) Gain	V <sub>AGC</sub> =2.4 V, 1 MSps gain coefficients <sup>(1)</sup>	76	86	91	dB
Minimum Conversion (Voltage) Gain	V <sub>AGC</sub> =1.45 V, 45 MSps gain coefficients <sup>(1)</sup>	8	18	23	dB
Noise Figure (NF) <sup>(1) (3)</sup>	Pin = -43 dBm, 1-5 MSps gain coefficients <sup>(4)</sup>	—	36	42	dB
	Pin = -81 dBm, 1-5 MSps gain coefficients <sup>(5)</sup>	—	10.5	14	dB
	Pin = -34.5 dBm, 5-15 MSps gain coefficients <sup>(6)</sup>	—	35	42	dB
	Pin = -72 dBm, 5-15 MSps gain coefficients <sup>(7)</sup>	—	10.5	14	dB
	Pin = -30 dBm, 15-45 MSps gain coefficients <sup>(8)</sup>	—	35	45	dB
	Pin = -70 dBm, 15-45 MSps gain coefficients <sup>(9)</sup>	—	10.5	14	dB

Table 15. RF Electrical Characteristics (Sheet 2 of 3)

Parameter	Conditions	Min	Typ	Max	Units
IIP3 (Out-of-band) <sup>(1) (4)</sup>	$\pm(31 \text{ and } 60) \text{ MHz}$ , Pin = -42 dBm, 1-5 MSps gain coefficients <sup>(4)</sup>	-2	4.0	—	dBm
	$\pm(91 \text{ and } 180) \text{ MHz}$ , Pin = -42 dBm, 1-5 MSps gain coefficients <sup>(4)</sup>	5.5	9.4	—	dBm
	$\pm(31 \text{ and } 60) \text{ MHz}$ , Pin = -81 dBm, 1-5 MSps gain coefficients	-35	-25.0	—	dBm
	$\pm(91 \text{ and } 180) \text{ MHz}$ , Pin = -81 dBm, 1-5 MSps gain coefficients <sup>(5)</sup>	-39	-7.2	—	dBm
	$\pm(31 \text{ and } 60) \text{ MHz}$ , Pin = -34.5 dBm, 5-15 MSps gain coefficients <sup>(6)</sup>	0	5.0	—	dBm
	$\pm(91 \text{ and } 180) \text{ MHz}$ , Pin = -34.5 dBm, 5-15 MSps gain coefficients <sup>(6)</sup>	5.5	9.8	—	dBm
	$\pm(31 \text{ and } 60) \text{ MHz}$ , Pin = -72 dBm, 5-15 MSps gain coefficients <sup>(7)</sup>	-35	-25.5	—	dBm
	$\pm(91 \text{ and } 180) \text{ MHz}$ , Pin = -72 dBm, 5-15 MSps gain coefficients <sup>(7)</sup>	-30	-6.5	—	dBm
	$\pm(31 \text{ and } 60) \text{ MHz}$ , Pin = -30 dBm, 15-45 MSps gain coefficients <sup>(8)</sup>	-2	5.5	—	dBm
	$\pm(91 \text{ and } 180) \text{ MHz}$ , Pin = -30 dBm, 15-45 MSps gain coefficients <sup>(8)</sup>	5.7	10.5	—	dBm
	$\pm(31 \text{ and } 60) \text{ MHz}$ , Pin = -70 dBm, 15-45 MSps gain coefficients <sup>(9)</sup>	-35	-24.5	—	dBm
	$\pm(91 \text{ and } 180) \text{ MHz}$ , Pin = -70 dBm, 15-45 MSps gain coefficients <sup>(9)</sup>	-28	-6.5	—	dBm
IIP3 <sub>I</sub> (Inband)	1 MSps coefficients and $V_{AGC} = 1.5 \text{ V}^{(1)}$	—	-30	—	dBm
	1 MSps coefficients and $V_{AGC} = 2.4 \text{ V}^{(1)}$	—	-65	—	dBm
I/Q Phase Difference	—	—	3	13	$\pm$ deg
I/Q Amplitude Ratio	—	—	1	3	$\pm$ dB
LO Leakage	950 to 2150 MHz <sup>(1)</sup>	—	-80	-70	dBm
2LO-RF Rejection	C/I = 10 dB $V_{AGC} = 1.5 \text{ V}^{(1)}$	-30	-45	—	dB
2RF-LO Rejection	C/I = 10 dB <sup>(1)</sup>	-30	-50	—	dB

Table 15. RF Electrical Characteristics (Sheet 3 of 3)

Parameter	Conditions	Min	Typ	Max	Units
<b>VCO and Synthesizer</b>					
Reference Oscillator Phase Noise	Measured at 400 Hz	—	-130	—	dBc/Hz
Spurious	At 1, 10.111, and 30 MHz offsets with 2 mA charge pump and 10 kHz loop BW	-30	-45	—	dBc
VCO Tuning Sensitivity	—	100	—	330	MHz/V
LO Phase Noise at 950 MHz–1450 MHz	10 kHz offset	—	-75	—	dBc/Hz
	100 kHz offset	—	-97	—	dBc/Hz
LO Phase Noise at 1450 MHz–2150 MHz	10 kHz offset	—	-69	—	dBc/Hz
	100 kHz offset	—	-94	—	dBc/Hz
LO Phase Noise at 950 MHz–2150 MHz	10 kHz offset +100 kHz offset	—	—	-158	dBc/Hz
Local Oscillator Settling Time	All frequencies, VCOs and modes	—	1	—	ms

**GENERAL NOTES:**

1. Values in this table are valid under the operating conditions listed in [Tables 8, 9, and 10](#), using a reference divider of 10, unless otherwise stated.

**FOOTNOTES:**


- (1) This measurement is made at RFIN of CX24109.
- (2) Aggregate average power of 40 QPSK modulated carriers.
- (3) All NF and IIP3 measurements/specifications are made by setting a specific input level for the desired symbol rate and adjusting the AGC level to obtain the desired output level of 0.5 Vpp.
- (4) This level is derived assuming -23 dBm is the maximum level of all other transponders and that the operating symbol rate is 1 MSps. Assume C/I of 7 dB and a bandwidth scaling of  $10 \log(20 \text{ MHz} / 1 \text{ MHz})$ , thus,  $P_{in} = -23 \text{ dBm} - 7 \text{ dB} - 10 \log(20 / 1) = -43 \text{ dBm}$ .
- (5) This level is derived from  $P_{in} = P_{Transponder} - L_{Path} + G_{Antenna} + G_{LNBmin} - L_{Cable}$ . Where the operating symbol rate is 1 MSps and  $P_{Transponder}$  is at a minimum.  $P_{Transponder} = 10 \log((1E6 / 45E6) 10^{(82-4)/10}) = +61 \text{ dBm}$ . Therefore,  $P_{in} = +61 \text{ dBm} - 205 \text{ dB} + 38 \text{ dB} + 45 \text{ dB} - 20 \text{ dB} = -81 \text{ dBm}$ .
- (6) This level is derived assuming -23 dBm is the maximum level of all other transponders and that the operating symbol rate is 7 MSps. Assume C/I of 7 dB and a bandwidth scaling of  $10 \log(20 \text{ MHz} / 7 \text{ MHz})$ , thus,  $P_{in} = -23 \text{ dBm} - 7 \text{ dB} - 10 \log 20 / 7 = -34.5 \text{ dBm}$ .
- (7) This level is derived from  $P_{in} = P_{Transponder} - L_{Path} + G_{Antenna} + G_{LNBmin} - L_{Cable}$ . Where the operating symbol rate is 7 MSps and  $P_{Transponder} = 10 \log((7E6 / 45E6) 10^{(82-4)/10}) = +70 \text{ dBm}$ . Therefore,  $P_{in} = +70 \text{ dB} - 205 \text{ dB} + 38 \text{ dB} + 45 \text{ dB} - 20 \text{ dB} = -72 \text{ dBm}$ .
- (8) This level is derived assuming -23 dBm is the maximum level of all other transponders, an operating symbol rate of 20 MSps and a C/I of 7 dB.
- (9) Assume a symbol rate of 20 MSps.

Table 16. Baseband Frequency Response

Parameter	Conditions	Min	Typ	Max	Units
Minimum Cutoff Frequency, $F_{1\text{ dB}}$	Measured at minimum $V_{\text{Filtune}}$	1.4	—	2.6	MHz
Minimum Cutoff Frequency, $F_{1\text{ dB}}$	Measured at maximum $V_{\text{Filtune}}$	27	—	—	MHz
Tuning Voltage Transfer Function	$0\text{ V} < V_{\text{Filtune}} < 3.0\text{ V}$	—	10.5	—	MHz/V
Passband Ripple	$0 < \text{Freq} < F_{1\text{ dB}}$	—	—	1.0	dB
Stopband Attenuation	$F > 2.6 \times F_{1\text{ dB}}$	35	—	—	dB
Stopband Attenuation	$5 \times F_{1\text{ dB}} < F < 2\text{ GHz}$	45	—	—	dB


### 3.2 Mechanical Specifications

Figure 16. 48-pin eTQFP Land Pattern



102031\_017

Figure 17. 48-pin eTQFP Package Diagram



102031\_018



## Legal information

### Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

**All rights reserved.**

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

**Date of release: 13 November 2008**

**Document identifier: CX24109\_N\_1**

