


Designer's Data Sheet

SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

100°C Performance Specified for:
Reverse-Biased SOA with Inductive Loads
Switching Times with Inductive Loads —
150 ns Inductive Fall Time (Typ)
Saturation Voltages
Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJ13090	MJ13091	MJH13090	MJH13091	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	400	450	400	450	Vdc
Collector-Emitter Voltage	V_{CEV}	650	750	650	750	Vdc
Emitter-Base Voltage	V_{EB}	6.0				Vdc
Collector Current						Adc
— Continuous	I_C	15				
— Peak (1)	I_{CM}	20				
Base Current						Adc
— Continuous	I_B	5.0				
— Peak (1)	I_{BM}	10				
Total Device Dissipation	P_D					Watts
@ $T_C = 25^\circ\text{C}$		175		125		
@ $T_C = 100^\circ\text{C}$		100		50		
Derate above 25°C		1.0		1.0		W/°C
Operating and Storage	T_J, T_{stg}	-65 to 200		-55 to 150		°C
Junction Temperature Range						

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds.	T_L	275	°C

(1) Pulse Test: Pulse Width ≤ 5.0 μs , Duty Cycle $\leq 10\%$.


Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

15 AMPERE

NPN SILICON
POWER
TRANSISTORS

400 AND 450 VOLTS
125 and 175 WATTS



MJ13090
MJ13091




STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

- NOTES:
1. DIMENSIONS O AND V ARE DATUMS.
2. $\square$ IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D.
FOR LEADS:
4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS	INCHES
A	38.37	1.550
B	21.08	0.830
C	5.35	0.210
D	0.97	0.038
E	1.40	0.055
F	30.15	1.187
G	10.32	0.406
H	9.46	0.372
I	16.39	0.645
J	11.13	0.438
K	3.81	0.150
L	20.87	0.822
M	4.83	0.190
N	3.81	0.150
O	3.81	0.150
P	3.81	0.150
Q	3.81	0.150
R	3.81	0.150
S	3.81	0.150
T	3.81	0.150
U	3.81	0.150
V	3.81	0.150
W	3.81	0.150
X	3.81	0.150
Y	3.81	0.150
Z	3.81	0.150

CASE 1-05
TO-204AA



MJH13090
MJH13091



1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

CASE 340-01
TO-218AC

DIM	MILLIMETERS	INCHES
A	20.32	0.800
B	15.48	0.610
C	4.19	0.165
D	1.02	0.040
E	1.35	0.053
F	9.21	0.363
G	2.41	0.095
H	0.38	0.015
I	12.70	0.500
J	15.88	0.625
K	12.19	0.480
L	4.04	0.159

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$) MJ13090, MJH13090 MJ13091, MJH13091	$V_{CE(sus)}$	400 450	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	— —	— —	0.5 2.5	mA _{dc}
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	3.0	mA _{dc}
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mA _{dc}

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figures 12 and 13	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 14	

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 10\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	8.0	—	—	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	350	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	(V _{CC} = 250 Vdc, I _C = 10 Adc, I _{B1} = 1.25 Adc, t _p = 30 μs, Duty Cycle ≤2%, V _{BE(off)} = 5.0 Vdc)	t _d	—	0.03	0.05	μs	
Rise Time		t _r	—	0.13	0.50		
Storage Time		t _s	—	0.55	2.50		
Fall Time		t _f	—	0.10	0.50		
Inductive Load, Clamped (Table 1)							
Storage Time	(I _{C(pk)} = 10 A, I _{B1} = 1.25 Adc, V _{BE(off)} = 5.0 Vdc, V _{CE(pk)} = 250 V)	(T _J = 100°C)	t _{sv}	—	0.80	3.00	μs
Crossover Time			t _c	—	0.175	0.40	
Fall Time			t _{fi}	—	0.15	0.30	
Storage Time			t _{sv}	—	0.50	—	
Crossover Time	(T _J = 25°C)		t _c	—	0.15	—	
Fall Time			t _{fi}	—	0.10	—	

 (1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

$$\beta_{fi} = \frac{I_C}{I_B}$$

DC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	+10 V > ———— 20 ———— 0 PW Varied to Attain $I_C = 100 \text{ mA}$	HP 214 or Equiv P G -35 V 0 50 0.02 μF 100 2N6191 20 10 μF 0.02 μF 100 2N5337 + V $\approx 11 \text{ V}$ A - V Connect Point A to base of TUT Adjust -V to obtain desired $V_{BE(\text{off})}$ at Point A Adjust R_1 to obtain I_{B1} For switching and R_{BSOA}, $R_2 = 0$ For $V_{CEO(sus)}$ $R_2 = \infty$	TURN ON TIME I_{B1} I_{B1} adjusted to obtain the forced h_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit
CIRCUIT VALUES	$L_{coil} = 80 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = 250 \text{ V}$ R_B adjusted to attain desired I_{B1}	$V_{CC} = 250 \text{ V}$ $R_L = 25 \Omega$ Pulse Width = 30 μs
TEST CIRCUITS	INDUCTIVE TEST CIRCUIT TUT 1N4937 or Equivalent Input R_{coil} L_{coil} V_{CE} V_{clamp} R_S 0.1 Ω See Above for Detailed Conditions	OUTPUT WAVEFORMS i_C $i_C(\text{pk})$ t_1 t_2 V_{CE} V_{CE} or V_{clamp} Time t_1 Adjusted to Obtain I_C $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ Test Equipment Scope – Tektronix 475 or Equivalent	RESISTIVE TEST CIRCUIT TUT R_L V_{CC} V_{CE} V_{clamp} 1 2

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 — PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{SV} = Voltage Storage Time, 90% I_B to 10% V_{clamp}

t_{RV} = Voltage Rise Time, 10—90% V_{clamp}

t_{fi} = Current Fall Time, 90—10% I_C

t_{ti} = Current Tail, 10—2% I_C

t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{RV} + t_{fi} = t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{SV}) which are guaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA
MJ13090 and MJ13091




FIGURE 13 — FORWARD BIAS SAFE OPERATING AREA
MJH13090 and MJH13091





FIGURE 14 — REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 12 and 13 are based on $T_C = 25^\circ\text{C}$; $T_J(p_k)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 12 and 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(p_k)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives RBSOA characteristics.

FIGURE 15 — POWER DERATING

