


HSDL-3020

IrDA® Data Compliant Low Power 4.0 Mbit/s
with Remote Control Infrared Transceiver



Data Sheet



Description

The HSDL-3020 is a new generation low profile high speed enhanced infrared (IR) transceiver module that provides the capability of (1) interface between logic and IR signals for through-air, serial, half-duplex IR data link, and (2) IR remote control transmission operating at the optimum 940 nm wavelength for universal remote control applications. The HSDL-3020 features an enhanced 3 lens optical package for optimized IrDA and RC performance.

The module is fully compliant to IrDA® Physical Layer specification version 1.4 low power from 9.6 kbit/s to 4.0 Mbit/s (FIR) and IEC825 Class 1 eye safety standards.

The HSDL-3020 can be shutdown completely to achieve very low power consumption. In the shutdown mode, the PIN diode will be inactive and thus producing very little photocurrent even under very bright ambient light. It is also designed to interface to input/output logic circuits as low as 1.5 V. These features are ideal for battery operated mobile devices such as PDAs and mobile phones that require low power consumption.

Remote Control Features

- **Wide angle and high radiant intensity**
- **Spectrally suited to remote control transmission function at 940 nm typically**
- **Typical link distance up to 14 meters (on-axis)**

Applications

- **Mobile data communication and universal remote control**
 - Mobile phones
 - PDAs
 - Webpads

Features

General Features

- **Enhanced optical 3 lens design for optimized IrDA and RC performance**
- **Operating temperature from -25°C ~ 85°C**
 - Critical parameters are guaranteed over temperature and supply voltage
- **V_{CC} supply 2.4 to 3.6 volts**
- **Miniature package**
 - Height: 2.5 mm
 - Width: 10.4 mm
 - Depth: 2.95 mm
- **Integrated remote control LED driver**
- **Input/output interface voltage of 1.5 V**
- **Integrated EMI shield**
- **LED stuck-high protection**
- **Designed to accommodate light loss with cosmetic windows**
- **IEC 825-Class 1 eye safe**
- **LED stuck high protection**
- **Interface to various super I/O and controller devices**
- **Lead free package**

IrDA, Features

- **Fully compliant to IrDA 1.4 Physical Layer Low Power Specifications from 9.6 kbit/s to 4.0 Mb/s**
 - Link distance up to 50 cm typically
- **Complete shutdown for TxD_IrDA, RxD_IrDA and PIN diode**
- **Low power consumption**
 - Low shutdown current




Figure 1. Functional block diagram of HSDL-3020.




Figure 2. Rear view diagram with pinout.

Application Support Information

The Application Engineering Group is available to assist you with the application design associated with HSDL-3020 infrared transceiver module. You can contact them through your local sales representatives for additional details.

Order Information

Part Number	Packaging Type	Package	Quantity
HSDL-3020-021	Tape and Reel	Front Option	2500

Marking Information

The unit is marked with “7YWLL” on the shield
 Y = Year
 W = Work week
 LL = Lot information

I/O Pins Configuration Table

Pin	Symbol	Description	I/O Type	Notes
1	RC_LEDC	RC LED Cathode		Note 1
2	RC_LEDA	RC LED Anode		Note 2
3	IR_LEDA	IR LED Anode		Note 3
4	IOV _{CC}	Input/Output ASIC Voltage		Note 4
5	TxD_IR	IrDA Transmitter Data Input	Input. Active High	Note 5
6	RxD	IrDA Receive Data	Output. Active Low	Note 6
7	SD	Shutdown	Input. Active High	Note 7
8	V _{CC}	Supply Voltage		Note 8
9	TxD_RC	RC Transmitter Data Input	Input. Active High	Note 9
10	GND	Ground		Note 10
–	Shield	EMI Shield		Note 11

Notes:

1. Internally connected to RC LED driver. Leave this pin unconnected.
2. Tied through external resistor, R3, to RC Vled. Refer to the table below for recommended series resistor value.
3. Tied through external resistor, R2, to IR Vled. Refer to the table below for recommended series resistor value.
4. Connect to ASIC logic controller supply voltage or V_{CC}. The voltage at this pin should be equal to or less than V_{CC}.
5. This pin is used to transmit serial data when SD pin is low. If held high for longer than 50 μ s, the LED is turned off. Do NOT float this pin.
6. This pin is capable of driving a standard CMOS or TTL load. No external pull-up or pull-down resistor is required. The pin is in tri-state when the transceiver is in shutdown mode.
7. Complete shutdown of IC and PIN diode. The pin is used for setting receiver bandwidth and RC drive programming mode. Refer to section on "Bandwidth Selection Timing" and "Remote Control Drive Modes" for more information. Do NOT float this pin.
8. Regulated, 2.4 V to 3.6 V.
9. Logic high turns on the RC LED. If held high longer than 50 μ s, the RC LED is turned off. Do NOT float this pin.
10. Connect to system ground.
11. Connect to system ground via a low inductance trace. For best performance, do not connect directly to the transceiver GND pin.

CAUTIONS: *The BiCMOS inherent to the design of this component increases the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.*

Recommended Application Circuit Components

Component	Recommended Value	Note
R1	4.7 Ω , $\pm 5\%$, 0.25 watt for $V_{CC} \geq 3.6$ V	
R2	4.7 Ω for 2.4 V \leq VLED $<$ 2.7 V 6.8 Ω for 2.7 V \leq VLED $<$ 3 V 10 Ω for 3 V \leq VLED $<$ 3.3 V 13 Ω for 3.3 V \leq VLED $<$ 3.6 V 15 Ω for 3.6 V \leq VLED $<$ 4.2 V 20 Ω for 4.2 V \leq VLED $<$ 5 V	
R3	1.8 Ω for 2.4 V \leq VLED $<$ 2.7 V 2.7 Ω for 2.7 V \leq VLED $<$ 3 V 3.3 Ω for 3 V \leq VLED $<$ 3.3 V 3.9 Ω for 3.3 V \leq VLED $<$ 3.6 V 4.7 Ω for 3.6 V \leq VLED $<$ 4.2 V 6.2 Ω for 4.2 V \leq VLED $<$ 4.7 V 6.8 Ω for 4.7 V \leq VLED $<$ 5 V	
CX1, CX3, CX5, CX6	100 nF, $\pm 20\%$, X7R Ceramic	1
CX2, CX4, CX7	4.7 μ F, $\pm 20\%$, Tantalum	1

Note:

1. CX1, CX2, CX3, CX4, CX5, CX6 & CX7 must be placed within 0.7 cm of HSDL-3020 to obtain optimum noise immunity.

Absolute Maximum Ratings

For implementations where case to ambient thermal resistance is $\leq 50^\circ\text{C}/\text{W}$.

Parameter	Symbol	Min.	Max.	Units	Conditions
Storage Temperature	T_S	-40	+100	$^\circ\text{C}$	
Operating Temperature	T_A	-25	+85	$^\circ\text{C}$	
LED Anode Voltage	V_{LEDA}	0	6.5	V	
Supply Voltage	V_{CC}	0	6	V	
Input Voltage: Tx/D, SD/Mode	V_I	0	5.5	V	
Input/Output Supply Voltage	IOV_{CC}	0	6	V	
RC LED Current	RC I_{LED}		500	mA	
IR LED Current	IR I_{LED}		190	mA	

Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Operating Temperature	T_A	-25		+85	°C	
Supply Voltage	V_{CC}	2.4		3.6	V	
Input/Output Voltage	IOV_{CC}	1.5		3.6	V	
Logic Input Voltage for TXD, SD/Mode	Logic High	V_{IH}	$IOV_{CC} - 0.5$	IOV_{CC}	V	
	Logic Low	V_{IL}	0	0.5	V	
Receiver Input Irradiance	Logic High	E_{IH}	0.0090	500	mW/cm ²	For in-band signals ≤ 115.2 kbit/s ^[3]
			0.0225	500		0.576 Mbit/s \leq in-band signals ≤ 4.0 Mbit/s ^[3]
	Logic Low	E_{IL}		0.3	μ W/cm ²	For in-band signals ^[3]
LED (Logic High) Current Pulse Amplitude – SIR Mode	$IR_{ILED A}$		70		mA	IR VLED = 3.6, R = 15 Ω , $\leq 20\%$ duty cycle, ≤ 90 μ s pulse width
LED (Logic High) Current Pulse Amplitude – MIR/FIR Mode	$IR_{ILED A}$		120		mA	IR VLED = 3.6, R = 15 Ω , $\leq 25\%$ duty cycle, ≤ 90 μ s pulse width
LED (Logic High) Current Pulse Amplitude – RC Mode	$RC_{ILED A}$		420		mA	RC VLED = 3.6, R = 3.9 Ω , $\leq 25\%$ duty cycle, ≤ 90 μ s pulse width
Receiver Data Rate		0.0096		4.0	Mbit/s	
Ambient Light						See IrDA Serial Infrared Physical Layer Link Specification, Appendix A for ambient levels

Note:

3. An in-band optical signal is a pulse/sequence where the peak wavelength, λ_p , is defined as $850 \leq \lambda_p \leq 900$ nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification v1.4.

Electrical and Optical Specifications

Specifications (Min. & Max. values) hold over the recommended operating conditions unless otherwise noted.

Unspecified test conditions may be anywhere in their operating range. All typical values (Typ.) are at 25°C with V_{CC} set to 3.0 V and IOV_{CC} set to 1.8 V unless otherwise noted.





Parameter		Symbol	Min.	Typ.	Max.	Units	Conditions
Receiver							
Viewing Angle		$2\theta_{1/2}$	30			°	
Peak Sensitivity Wavelength		λ_P		875		nm	
RxD_IrDA Output Voltage	Logic High	V _{OH}	IOV _{CC} - 0.5		IOV _{CC}	V	I _{OH} = -200 μ A, EI \leq 0.3 μ W/cm ²
	Logic Low	V _{OL}	0		0.4	V	
RxD_IrDA Pulse Width (SIR) ^[4]		t _{RPW(SIR)}	1		4	μ s	$\theta_{1/2} \leq 15^\circ$, C _L = 9 pF
RxD_IrDA Pulse Width (MIR) ^[4]		t _{RPW(MIR)}	100		500	ns	$\theta_{1/2} \leq 15^\circ$, C _L = 9 pF
RxD_IrDA Pulse Width (Single) (FIR) ^[4]		t _{RPW(FIR)}	80		175	ns	$\theta_{1/2} \leq 15^\circ$, C _L = 9 pF
RxD_IrDA Pulse Width (Double) (FIR) ^[4]		t _{RPW(FIR)}	200		290	ns	$\theta_{1/2} \leq 15^\circ$, C _L = 9 pF
RxD_IrDA Rise & Fall Times		t _r , t _f		40		ns	C _L = 9 pF
Receiver Latency Time ^[5]		t _L			100	μ s	EI = 9.0 μ W/cm ²
Receiver Wake Up Time ^[6]		t _{RW}			200	μ s	EI = 10 μ W/cm ²
Infrared (IR) Transmitter							
IR Radiant Intensity (SIR Mode)		I _{EH}	4			mW/sr	IR_I _{LEDA} = 70 mA, $\theta_{1/2} \leq 15^\circ$, TxD_IR \geq V _{IH} , T _A = 25°C
IR Radiant Intensity (MIR/FIR Mode)		I _{EH}	10			mW/sr	IR_I _{LEDA} = 120 mA, $\theta_{1/2} \leq 15^\circ$, TxD_IR \geq V _{IH} , T _A = 25°C
IR Viewing Angle		$2\theta_{1/2}$	30		60	°	
IR Peak Wavelength		λ_P		875		nm	
TxD_IrDA Logic Levels	High	V _{IH}	IOV _{CC} - 0.5		IOV _{CC}	V	
	Low	V _{IL}	0		0.5	V	
TxD_IrDA Input Current	High	I _H		0.02		μ A	V _I \geq V _{IH}
	Low	I _L		-0.02		μ A	0 \leq V _I \leq V _{IL}
Wake Up Time ^[7]		t _{TW}		180		ns	
Maximum Optical Pulse Width ^[8]		t _{PW(Max)}		25	50	μ s	
TxD Pulse Width (SIR)		t _{PW(SIR)}		1.6		μ s	t _{PW} (TxD_IR) = 1.6 μ s at 115.2 kbit/s
TxD Pulse Width (MIR)		t _{PW(MIR)}		217		ns	t _{PW} (TxD_IR) = 217 ns at 1.152 Mbit/s
TxD Pulse Width (FIR)		t _{PW(FIR)}		125		ns	t _{PW} (TxD_IR) = 125 ns at 4.0 Mbit/s
TxD Rise & Fall Times (Optical)		t _r , t _f			600	ns	t _{PW} (TxD_IR) = 1.6 μ s at 115.2 kbit/s
					40	ns	t _{PW} (TxD_IR) = 125 ns at 4.0 Mbit/s

Electrical and Optical Specifications (Cont'd.)


Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
IR LED Anode On-State Voltage (SIR Mode)	V_{ON} (IR_LEDA)		2.5		V	IR_I _{LEDA} = 70 mA, IR V _{LED} = 3.6 V, R = 15 Ω, V _I (TxD) ≥ V _{IH}
IR LED Anode On-State Voltage (MIR/FIR Mode)	V_{ON} (IR_LEDA)		1.9		V	IR_I _{LEDA} = 120 mA, IR V _{LED} = 3.6 V, R = 15 Ω, V _I (TxD_IR) ≥ V _{IH}
Remote Control (RC) Transmitter						
RC Radiant Intensity	I _{EH}		110		mW/sr	RC_I _{LEDA} = 420 mA, θ _{1/2} ≤ 15°, TxD_RC ≥ V _{IH} , T _A = 25°C
RC Viewing Angle	2θ _{1/2}	30		60	°	
RC Peak Wavelength	λ _P		940		nm	
TxD_RC Logic Levels	High	V _{IH}	10V _{CC} - 0.5	10V _{CC}	V	
	Low	V _{IL}	0	0.5	V	
TxD_RC Input Current	High	I _H	0.02	1	μA	V _I ≥ V _{IH}
	Low	I _L	-0.02	1	μA	0 ≤ V _I ≤ V _{IL}
RC LED Anode On-State Voltage	V_{ON} (RC_LEDA)		2.0		V	RC_I _{LEDA} = 420 mA, RC V _{LED} = 3.6 V, R = 3.9 Ω, V _I (TxD_RC) ≥ V _{IH}
Transceiver						
Input Current	High	I _H	0.01	1	μA	V _I ≥ V _{IH}
	Low	I _L	-1	-0.02	1	μA
Supply Current	Shutdown	I _{CC1}		1	μA	V _{SD} ≥ V _{CC} - 0.5, T _A = 25°C
	Idle (Standby)	I _{CC2}	2.0	2.9	mA	V _I (TxD) ≤ V _{IL} , EI = 0
	Active	I _{CC3}	3.5		mA	V _I (TxD) ≥ V _{IL} , EI = 10 mW/cm ²

Notes:


- An in-band optical signal is a pulse/sequence where the peak wavelength, λ_P, is defined as 850 nm ≤ λ_P ≤ 900 nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification version 1.4.
- For in-band signals 9.6 kbit/s to 115.2 kbit/s where 9 μW/cm² ≤ EI ≤ 500 mW/cm².
- Latency is defined as the time from the last TxD_IrDA light output pulse until the receiver has recovered full sensitivity.
- Receiver Wake Up Time is measured from V_{CC} power ON to valid RxD_IrDA output.
- Transmitter Wake Up Time is measured from V_{CC} power ON to valid light output in response to a TxD_IrDA pulse.
- The Optical PW is defined as the maximum time in which the IR LED will turn on. This is to prevent the long Turn On time for the IR LED.



HSDL-3020 Package Dimensions



HSDL-3020 Tape and Reel Dimensions



SYMBOL	A ₀	B ₀	K ₀	P ₀	P ₁	P ₂	T
SPEC.	2.95 ± 0.10	10.65 ± 0.10	2.77 ± 0.10	4.0 ± 0.10	8.0 ± 0.10	2.4 ± 0.10	0.35 ± 0.10
SYMBOL	E	F	D ₀	D ₁	W	10P ₀	
SPEC.	1.75 ± 0.10	11.5 ± 0.10	1.55 ± 0.05	1.50 ± 0.10	24.0 ± 0.30	40.0 ± 0.20	

NOTES:

1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE IS ± 0.2 mm.
2. CARRIER CHAMBER SHALL BE NOT MORE THAN 1 mm PER 100 mm THROUGH A LENGTH OF 250 mm.
3. A₀ AND B₀ MEASURED ON A PLACE 0.3 mm ABOVE THE BOTTOM OF THE POCKET.
4. K₀ MEASURED FROM A PLACE ON THE BOTTOM OF THE POCKET IN TOP SURFACE OF CARRIER.
5. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE.

HSDL-3020 Moisture Proof Packaging

All HSDL-3020 options are shipped in moisture proof package. Once opened, moisture absorption begins.

This part is compliant to JEDEC Level 4.




Figure 3. Baking conditions chart.

Baking Conditions

If the parts are not stored in dry conditions, they must be baked before reflow to prevent damage to the parts.

Package	Temp.	Time
In reels	60°C	≥ 48 hours
In bulk	100°C	≥ 4 hours
	125°C	≥ 2 hours
	150°C	≥ 1 hour

Baking should only be done once.


Recommended Storage Conditions

Storage Temperature	10°C to 30°C
Relative Humidity	Below 60% RH

Time from Unsealing to Soldering

After removal from the bag, the parts should be soldered within three days if stored at the recommended storage conditions.

Recommended Reflow Profile



Process Zone	Symbol	ΔT	Maximum $\Delta T/\Delta time$
Heat Up	P1, R1	25°C to 160°C	4°C/s
Solder Paste Dry	P2, R2	160°C to 200°C	0.5°C/s
Solder Reflow	P3, R3	200°C to 255°C (260°C at 10 seconds max)	4°C/s
	P3, R4	255°C to 200°C	-6°C/s
Cool Down	P4, R5	200°C to 25°C	-6°C/s

The reflow profile is a straight-line representation of a nominal temperature profile for a convective reflow solder process. The temperature profile is divided into four process zones, each with different $\Delta T/\Delta time$ temperature change rates. The $\Delta T/\Delta time$ rates are detailed in the above table. The temperatures are measured at the component to printed circuit board connections.

In **process zone P1**, the PC board and HSDL-3020 castellation pins are heated to a temperature of 160°C to activate the flux in the solder paste. The temperature ramp up rate, R1, is limited to 4°C per second to allow for even heating of both the PC board and HSDL-3020 castellations.

Process zone P2 should be of sufficient time duration (60 to 120 seconds) to dry the solder paste. The temperature is raised to a level just below the liquidus point of the solder, usually 200°C (392°F).

Process zone P3 is the solder reflow zone. In zone P3, the temperature is quickly raised above the liquidus point of solder to 255°C (491°F) for optimum results. The dwell time above the liquidus point of solder should be between 20 and 60 seconds. It usually takes about 20 seconds to assure proper coalescing of the solder balls into liquid solder and the formation of good solder connections. Beyond a dwell time of 60 seconds, the intermetallic growth within the

solder connections becomes excessive, resulting in the formation of weak and unreliable connections. The temperature is then rapidly reduced to a point below the solidus temperature of the solder, usually 200°C (392°F), to allow the solder within the connections to freeze solid.

Process zone P4 is the cool down after solder freeze. The cool down rate, R5, from the liquidus point of the solder to 25°C (77°F) should not exceed 6°C per second maximum. This limitation is necessary to allow the PC board and HSDL-3020 castellations to change dimensions evenly, putting minimal stresses on the HSDL-3020 transceiver.

Appendix A: HSDL3020 SMT Assembly Application Note

Solder Pad, Mask and Metal Stencil




Figure 1. Stencil and PCBA.

Recommended Land Pattern




Figure 2.

Recommended Metal solder Stencil Aperture

It is recommended that only a 0.152 mm (0.006 inch) or a 0.127 mm (0.005 inch) thick stencil be used for solder paste printing. This is to ensure adequate printed solder paste volume and no shorting. See *Table 1*, below the drawing, for combinations of metal stencil aperture and metal stencil thickness that should be used. Aperture opening for shield pad is 3.05 mm x 1.1 mm as per land pattern.




Figure 3. Solder stencil aperture.

Table 1.

Stencil Thickness, t (mm)	Aperture Size (mm)	
	Length, l	Width, w
0.127 mm	1.75 ± 0.05	0.55 ± 0.05
0.11 mm	2.4 ± 0.05	0.55 ± 0.05


Adjacent Land Keepout and Solder Mask Areas

Adjacent land keepout is the maximum space occupied by the unit relative to the land pattern. There should be no other SMD

components within this area. The minimum solder resist strip width required to avoid solder bridging adjacent pads is 0.2 mm. It is recommended that two fiducial crosses be placed at

mid length of the pads for unit alignment.

Note: Wet/Liquid Photo-imageable solder resist/mask is recommended.



Appendix B: PCB Layout Suggestion

The effects of EMI and power supply noise can potentially reduce the sensitivity of the receiver, resulting in reduced link distance. The PCB layout played an important role to obtain a good PSRR and EM immunity resulting in good electrical performance.

Things to note:


1. The ground plane should be continuous under the part, but should not extend under the shield trace.
2. The shield trace is a wide, low inductance trace back to the system ground. CX1, CX2, CX3, CX4, CX5, CX6 and CX7 are optional supply filter capacitors; they may be left out if a clean power supply is used.
3. IR and RC VLED can be connected to either unfiltered or unregulated power supply. The bypass capacitors should be connection before the current limiting resistor R3

and R4 respectively. In a noisy environment, including capacitor CX2 and CX7 can enhance supply rejection. CX6 and CX3 that are generally a ceramic capacitor of low inductance providing a wide frequency response while CX2 and CX4 are tantalum capacitor of big volume and fast frequency response. The use of a tantalum capacitor is more critical on the VLED line, which carries a high current.

4. V_{CC} pin can be connected to either unfiltered or unregulated power supply. The Resistor, R1 together with the capacitors, CX1 and CX2 acts as the low pass filter.
5. IOV_{CC} is connected to the ASIC voltage supply or the V_{CC} supply. The capacitor, CX5 acts as the bypass capacitor.
6. Preferably a multi-layered board should be used to provide sufficient ground plane. Use the layer underneath and near the


transceiver module as V_{CC} , and sandwich that layer between ground connected board layers. The diagram below demonstrate an example of a 4 layer board:

- **Top Layer:** Connect the metal shield and module ground pin to bottom ground layer; Place the bypass capacitors within 0.5cm from the V_{CC} and ground pin of the module.
- **Layer 2:** Critical ground plane zone. 3 cm in all direction around the module. Connect to a clean, noiseless ground node (eg bottom layer).
- **Layer 3:** Keep data bus away from critical ground plane zone.
- **Bottom layer:** Ground layer. Ground noise <75 mVp-p. Should be separated from ground used by noisy sources.




The area underneath the module at the second layer, and 3 cm in all directions around the module, is defined as the critical ground plane zone. The ground plane should be maximized in this zone.

Refer to application note AN1114 or the *Avago IrDA Data Link Design Guide* for details. The layout below is based on a 2-layer PCB.



Top Layer



Bottom Layer

Appendix C: General Application Guide for the HSDL-3020 Infrared IrDA Compliant 4 Mb/s Transceiver Description

The HSDL-3020, a wide-voltage operating range infrared transceiver is a low-cost and small form factor device that is designed to address the mobile computing market such as PDAs, as well as small embedded mobile products such as digital cameras and cellular phones. It is spectrally suited to universal remote control transmission function at 940 nm typically. It is fully compliant to IrDA 1.4 low power specification up to 4 Mb/s and supports most remote control codes. The design of HSDL-3020

also includes the following unique features:

- Spectrally suited to universal remote control transmission function at 940 nm typically
- Low passive component count
- Shutdown mode for low power consumption requirement
- Direct interface with I/O logic circuit

Selection of Resistor R2 and R3

Resistor R2 and R3 should be selected to provide the appropriate peak pulse IR and RC LED current respectively at different ranges of V_{CC} as shown on page 4 under “Recommended Application Circuit Components.”

Interface to the Recommended I/O Chip

The HSDL-3020’s TxD data input is buffered to allow for CMOS drive levels. No peaking circuit or capacitor is required. Data rate from 9.6 kb/s to 4 Mb/s is available at RxD pin. The TxD_RC, pin 2, together with RC_LED_A, pin 9, is used to select the remote control transmit mode. Alternatively, the TxD_IR, pin 6, together with IR_LED_A, pin 8, is used for infrared transmit selection.

Following shows the hardware reference design with HSDL-3020.

*Detailed configuration of HSDL-3020 with the controller chip is shown in Figure 3.





Figure 2: Mobile application platform.

The use of the infrared techniques for data communication has increased rapidly lately and almost all mobile application processors have built in the IR port. This does away with the external Endec and simplifies the interfacing to a direct connection between the processor and the transceiver. The next section discusses interfacing configuration with a general processor.



Appendix D: Window Design for HSDL-3020

To ensure IrDA compliance, some constraints on the height and width of the window exist. The minimum dimensions ensure that the IrDA cones angles are met without vignetting. The maximum dimensions minimize the effects of stray light. The minimum size corresponds to a cone angle of 30° and the maximum size corresponds to a cone angle of 60°.



In the figure above, X is the width of the window, Y is the height of window, Z is the distance from the HSDL-3020 to the back of the window, and T is the thickness of the IR transparent window.

Module Depth, Z (mm)	Min. Aperture Width, X (mm)	Min. Aperture Height, Y (mm)	Max. IR Window (mm)
0.5	11.00	3.00	1.0
1.0	11.50	3.25	1.0
2.0	12.25	3.75	1.0
3.0	12.80	4.50	1.0
4.0	13.25	5.20	1.0
5.0	14.00	6.00	1.0



For the modules depth values that are not shown on the tables above, the minimum X and Y values can be interpolated.

Window Material

Almost any plastic material will work as a window material. Polycarbonate is recommended. The surface finish of the plastic should be smooth, without any texture. An IR filter dye may be used in the window to make it look black to the eye, but the

total optical loss of the window should be 10% or less for best optical performance. Light loss should be measured at 875 nm. The recommended plastic materials for use as a cosmetic window are available from General Electric Plastics.

Recommended Plastic Materials:

Material #	Light Transmission	Haze	Refractive Index
Lexan 141	88%	1%	1.586
Lexan 920A	85%	1%	1.586
Lexan 940A	85%	1%	1.586


Note: 920A and 940A are more flame retardant than 141.
Recommended Dye: Violet #21051 (IR transmissant above 625 mm)

Shape of the Window

From an optics standpoint, the window should be flat. This ensures that the window will not alter either the radiation pattern of the LED, or the receive pattern of the photodiode. If the window must be curved for mechanical or industrial design reasons, place the same curve on the backside of the window that has an identical radius as the front side. While this

will not completely eliminate the lens effect of the front curved surface, it will significantly reduce the effects. The amount of change in the radiation pattern is dependent upon the material chosen for the window, the radius of the front and back curves, and the distance from the back surface to the transceiver. Once these items are known, a lens design can be made which will eliminate

the effect of the front surface curve. The following drawings show the effects of a curved window on the radiation pattern. In all cases, the center thickness of the window is 1.5 mm, the window is made of polycarbonate plastic, and the distance from the transceiver to the back surface of the window is 3 mm.



**Flat Window
(First Choice)**

**Curved Front and Back
(Second Choice)**

**Curved Front, Flat Back
(Do not use)**

Appendix E: General Application Guide for the HSDL-3020

Remote Control Drive Modes


The HSDL-3020 can operate in the *single-TxD programmable mode* or the *two-TxD direct transmission mode*.

Single-TxD Programmable Mode

In the single-TxD programmable mode, only one input pin (TxD_IR input pin) is used to turn on the

remote control (940 nm) LED while the TxD_RC input pin is grounded.

The transceiver is in default mode (IrDA-SIR) when powered up. The user needs to apply the following programming sequence to both the TxD_IR and SD inputs to enable the transceiver to operate in either the IrDA or remote control mode.



Mode Programming Timing Table

Parameter	Symbol	Min	Typ	Max	Unit	Notes
The following timings describe input constraints required using the active serial interface for mode programming with pins SD, TxIR, and TxRC:						
Shutdown input pulse width, at pin SD	t_{SDPW}	30	-	∞	μs	Will activate complete shutdown
SD mode setup time	t_A	200	-	-	ns	Setup for mode programming
TxIR pulse width for RC mode	t_B	200	-	-	ns	RC drive enabled with pin TxIR
SD programming pulse width Note: $(t_A + t_B) < t_C < t_{SDPW}$	t_C	-	-	5.0	μs	Pulse width mode programming
TxIR setup time for SIR or MIR/FIR mode	t_S	50	-	-	ns	Setup time for IrDA bandwidth selection
TxIR or SD hold time to latch SIR, MIR/FIR or RC mode	t_H	50	-	-	ns	Hold time for IrDA or RC modes

Two-TxD Direct Transmission Mode

In the two-TxD direct transmission mode, the IrDA (875 nm) LED and the remote control (940 nm) LED are turned on separately by two different input pins. The TxIR input pin is

used to turn on the IrDA (875 nm) LED while the TxRC input pin is used to turn on the remote control (940 nm) LED.

Please refer to the Transceiver I/O truth table for more detail.

Transceiver Control I/O Truth Table for Two-TxD Direct Transmission Mode

SD	TxIR	TxRC	IrDA LED	RC LED	Remarks
0	0	0	OFF	OFF	IR Rx enabled. Idle mode
0	0	1	OFF	ON	Remote control operation
0	1	0	ON	OFF	IrDA Tx operation
0	1	1	–	–	Not recommended (Both Transmitters off)
1	0	0	OFF	OFF	Shutdown mode*

*The shutdown condition will set the transceiver to the default mode (IrDA-SIR)

Bandwidth Selection Timing

The power on state should be the IrDA SIR mode. The data transfer rate must be set by a programming sequence using the TxD_IR and SD inputs as described below.


Note: SD should not exceed the maximum, $t_c \leq 5 \mu s$, to prevent shutdown.

Setting to the High Bandwidth MIR/FIR Mode (0.576 Mbits/s to 4 Mbits/s)

1. Set SD input to logic “HIGH.” Wait $t_A \geq 200$ ns.
2. Set TxD_IR input to logic “HIGH.” Wait $t_S \geq 50$ ns.
3. Set SD to logic “LOW” (this negative edge latches state of TxD_IR, which determines speed setting).
4. After waiting $t_H \geq 50$ ns TxD_IR can be set to logic “LOW.” TxD_IR is now re-enabled as normal IrDA transmit input for the High Bandwidth MIR/FIR mode.

Setting to the Low Bandwidth SIR Mode (2.4 kbits/s to 115.2 kbits/s)

1. Set SD input to logic “HIGH.”
2. Set TxIR input to logic “LOW.” Wait $t_S \geq 50$ ns.
3. Set SD to logic “LOW” (this negative edge latches state of TxIR, which determines speed setting).
4. TxIR must be held for $t_S \geq 50$ ns. TxIR is now re-enabled as normal IrDA transmit input for the Low Bandwidth SIR mode.



For product information and a complete list of distributors, please go to our website: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries.
Data subject to change. Copyright © 2006 Avago Technologies Limited. All rights reserved. Obsoletes 5989-2359EN
5989-4167EN June 28, 2006

