AKM6208H Series

65536-Word × 4-Bit High Speed CMOS Static RAM

The AKM6208H is a high speed 256k static RAM organized as 64-kword x 4-bit. It realizes high speed access time (25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The AKM6208H, packaged in a 300-mil 24-pin plastic SOJ and DIP are available for high density mounting. Low power version retains the data with battery back up.

Features


- Single 5 V supply and high density 24-pin package
- High speed: Access time 25/35 ns (max)
- · Low power

Operation: 300 mW (typ) Standby: 100 μW (typ)

30 μW (typ) (L-version)

- Completely static memory required
 No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation (L-version)

PIN CONFIGURATION



Ordering Information


•		
Type No.	Access Time	Package
AKM6208HP-25	25 ns	300-mil
AKM6208HP-35	35 ns	24-pin
AKM6208HLP-25	25 ns	plastic DIP
AKM6208HLP-35	35 ns	(DP-24NC)
AKM6208HJP-25	25 ns	300-mil
AKM6208HJP-35	35 ns	24-pin
AKM6208HLJP-25	25 ns	plastic SOJ
AKM6208HLJP-35	35 ns	(CP-24D)

Pin Description

Pin Name	Function
A0 – A15	Address
I/O1 - I/O4	Input/Output
CS	Chip select
WE	Write enable
Vcc	Power supply
Vss	Ground



Block Diagram



Function Table

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Not selected	Isb, Isb1	High-Z	
L	Н	Read	Icc	Dout	Read cycle
L	L	Write	Icc	Din	Write cycle

Note: × means don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5^{*1} to $+7.0$	V
Power dissipation	Рт	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: *1. Vin min = -2.5 V for pulse width ≤ 10 ns.



Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
2 1 1	Vcc	4.5	5.0	5.5	V	
Supply voltage	Vss	0	0	0	V	
Input high (logic 1) voltage	VIH	2.2	_	6.0	V	
Input low (logic 0) voltage	Vu.	-0.5*1	_	0.8	V	

Note: *1. VIL min = -2.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions	Note
Input leakage current	ILı	_		2.0	μА	Vcc = Max	
						Vin = Vss to Vcc	
Output leakage current	Iro		_	10.0	μА	CS = VIH	
						Vivo = Vss to Vcc	
Operating power supply current	Icc	_	60	120	mA	$\overline{CS} = V_{IL}$, $I_{VO} = 0$ mA,	
						Min cycle, duty = 100%	
Standby power supply current	Isв	_	20	40	mA	CS = Vm, Min cycle	
			0.02	2.0		CS ≥ Vcc – 0.2 V	
Standby power supply current (1)	Isbi		0.006	0.1	mA	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V or}$	L-version
						$Vin \ge Vcc - 0.2V$	1
Output low voltage	Vol	_	_	0.4	V	IoL = 8 mA	
Output high voltage	Vон	2.4	_		V	IoH = -4.0 mA	

Note: *1. Typical limits are at Vcc = 5.0 V, Ta = +25°C and specified loading.

Capacitance (Ta = 25°C, f = 1MHz)¹

Item	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	Cin	<u> </u>	6	pF	Vin = 0 V
Input/output capacitance	Ci/o		11	pF	$V_{VO} = 0 V$

Note: *1. This parameter is sampled and not 100% tested.


AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

• Input pulse levels: Vss to 3.0 V

Input rise and fall times: 5 ns

- Input and output timing reference levels: 1.5 V
- · Output load: See Figures



Note: * Including scope & jig.




Read cycle

Item	Cb-al	AKM62	AKM6208H-25		.08H-35	Unit
nem	Symbol	Min	Max	Min	Max	Onn
Read cycle time	trc	25	_	35	<u> </u>	ns
Address access time	taa	_	25	_	35	ns
Chip select access time	tacs	_	25		35	ns
Output hold from address change	tон	5	_	5	_	ns
Chip selection to output in low-Z	tı.z*1	5	—	5	_	ns
Chip deselection to output in high-Z	11Z*1	0	15	0	20	ns
Chip selection to power up time	tpu	0	_	0	_	ns
Chip deselection to power down time	tPD	I	15		25	ns


Note: *1 Transition is measured ±200 mV from steady state voltage with Load (B).

This parameter is sampled and not 100% tested.

Read Timing Waveform (1) *1,*2



Read Timing Waveform (2) *1,*3



Notes: *1. WE is high for read cycle.

*2. Device is continuously selected, $\overline{CS} = V_{\mathbb{L}}$.

*3. Address valid prior to or coincident with \overline{CS} transition low.




Write Cycle

Υ		AKM6208H-25		AKM6208H-35		
Item	Symbol	Min	Max	Min	Max	Unit
Write cycle time	twc	25		35		ns
Chip selection to end of write	tcw	20	_	30	_	ns
Address valid to end of write	taw	20	_	30	_	ns
Address setup time	tas	0		0		ns
Write pulse width	twp	20		25		ns
Write recovery time	twr	3	_	3		ns
Data valid to end of write	tow	15		20	_	ns
Data hold time	ton	0		0	_	ns
Write enabled to output in high-Z	twz*1	0	8	0	10	ns
Output active from end of write	tow*1	0		0		ns


Note: *1 Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

Write Timing Waveform (1) (WE Controlled)





Write Timing Waveform (2) (CS Controlled)



Notes:

- *1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (twp)
- *2. twn is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- *3. During this period, I/O pins are in the output state. The input signals of the opposite phase to the outputs must not be applied.
- *4. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain in a high impedance state.
- *5. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. The data input signals of opposite phase to the outputs must not be applied to them.
- *6. Dout is the same phase of write data of this write cycle.

Low Vcc Data Retention Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

This characteristics is guaranteed only for L-version.

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Vcc for data retention	VDR	2.0		—	V	$\overline{CS} \ge V_{CC} - 0.2 \text{ V},$
Data retention current	Iccdr		1	50*1	μА	$Vin \ge Vcc - 0.2 \text{ V}$ $Vin \ge Vcc - 0.2 \text{ V}$
Chip deselect to data retention time	tcdr	0	_		ns	$0 \text{ V} \leq \text{Vic} = 0.2 \text{ V or}$ $0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$
Operation recovery time	tr	5	<u> </u>		ms	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$

Notes: $*1. V_{CC} = 3.0 V.$

Low Vcc Data Retention Timing Waveform

