16-bit Proprietary Microcontroller

CMOS

F²MC-16F MB90230 Series

MB90233/234/P234/W234

■ DESCRIPTION

The MB90230 series is a member of general-purpose, 16-bit microcontrollers designed for those applications which require high-speed realtimeprocessing, proving to be suitable for various industrial machines, camera and video devices, OA equipment, and for process control. The CPU used in this series is the F²MC*-16F. The instruction set for the F²MC-16F CPU core is designed to be optimized for controller applications while inheriting the AT architecture of the F²MC-16/16H series, allowing a wide range of control tasks to be processed efficiently at high speed.

The peripheral resources integrated in the MB90230 series include: the UART (clock asynchronous/synchronous transfer) \times 1 channel, the extended serial I/O interface \times 1 channel, the A/D converter (8/10-bit precision) \times 8 channels, the D/A converter (8-bit precision) \times 2 channels, the level comparator \times 1 channel, the external interrupt input \times 4 lines, the 8-bit PPG timer (PWM/single-shot function) \times 1 channel, the 8-bit PWM controller \times 6 channels, the 16-bit free run timer \times 1 channel, the input capture unit \times 4 channels, the output compare unit \times 6 channels, and the serial E²PROM interface.

*: F2MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

F²MC-16F CPU block

- Minimum execution time: 62.5 ns (at machine clock frequency of 16 MHz)
- Instruction set optimized for controllers

Various data types supported (bit, byte, word, and long-word)

Extended addressing modes: 23 types


High coding efficiency

Higher-precision operation enhanced by a 32-bit accumulator

Signed multiplication and division instructions

(Continued)

■ PACKAGE



(Continued)

• Enhanced instructions applicable to high-level language (C) and multitasking

System stack pointer

Enhanced pointer-indirect instructions

Barrel shift instructions

- Increased execution speed: 8-byte instruction queue
- 8-level, 32-factor powerful interrupt service functions
- Automatic transfer function independent of the CPU (EI²OS)
- General-purpose ports: Up to 84 lines

Ports with input pull-up resistor available: 24 lines Ports with output open-drain available: 9 lines

Peripheral blocks

• ROM:48 Kbytes (MB90233)

96 Kbytes (MB90234)

EPROM: 96 Kbytes (MB90W234)

One-time PROM: 96 Kbytes (MB90P234)

• RAM: 2 Kbytes (MB90233)

3 Kbytes (MB90234/W234/P234)

• PWM control circuit: (simple 8 bits): 6 channels

Serial interface

UART: 1 channel

Extended serial I/O interface Switchable I/O port: 1 channel

Communication prescaler (Source clock generator for the UART, serial I/O interface, CKOT, and level

comparator): 1 channel

• Serial E²PROM interface: 1 channel

• A/D converter with 8/10-bit resolution: input 8 channels

• Level comparator: 1 channel 4-bit D/A converter integrated

• D/A converter with 8-bit resolution: 2 channels

8-bit PPG timer: 1 channel

• Input/output timer

16-bit free run timer: 1 channel

16-bit output compare unit: 6 channels 16-bit input capture unit: 4 channels

- 18-bit timebase timer
- · Watchdog timer function
- · Standby modes


Sleep mode

Stop mode

■ PRODUCT LINEUP

Part number Parameter	MB90233	NB90234	MB90P234	MB90W234	MB90V230				
Classification	Mask ROM	√ products	One-time PROM model	EPROM model	Evaluation model				
ROM size	48 Kbytes	96 Kbytes	96 Kbytes	96 Kbytes	_				
RAM size	2 Kbytes	3 Kbytes	3 Kbytes	3 Kbytes	4 Kbytes				
CPU functions	In: In: Da	Number of instructions: 420 Instruction bit length: 8 or 16 bits Instruction length: 1 to 7 bytes Data bit length: 1, 4, 8, 16, or 32 bits Minimum execution time: 62.5 ns at 16 MHz (internal)							
Ports	I/C I/C	o to 84 lines D ports (CMOS): 5 D ports (CMOS) wi D ports (open-drair	th pull-up resistor av	ailable: 24					
UART		nous communicat ronous communic	of channels: 1 (switclion (2404 to 38460 to ation (500K to 5M b	pps, full-duplex dou ps, full-duplex doul					
Serial interface	Clock synchi	Number of channels: 1 Internal or external clock mode Clock synchronous transfer (62.5 kHz to 1 MHz, "LSB first" or "MSB first" transfer)							
A/D converter	Scan convers	Resolution: 10 or 8 bits, Number of input lines: 4 Single conversion mode (conversion for a specified input channel) Scan conversion mode (continuous conversion for specified consecutive channels) Continuous conversion mode (repeated conversion for a specified channel) Stop conversion mode (periodical conversion)							
D/A converter		Resolution:	8 bits, Number of ou	utput pins: 2					
Level comparator		Comparison to in	ternal D/A converter	(4-bit resolution)					
PWM	8-		lumber of channels: rcuit (operation of 1)		ф)				
PPG timer	PWN	// function: Continu	nnels: 1 channel with lous output of pulse tion: Output of single	synchronous to trig	gger				
Serial E ² PROM interface	Number of channels: 1 Instruction code (NS type) Variable address length: 8 to 11 bits (with address increment function) Variable data length: 8 or 16 bits								
Timer	16-bit re		lumber of channels: on (operation clock		1.05 s)				
Free run timer		Number of channels: 1 16-bit input capture unit: 4 channels 16-bit output compare unit: 6 channels							
External interrupt input		N	umber of input pins:	4					
Standby mode		Stop	o mode and sleep m	ode					
Package		FPT-100P-M05		FPT-100C-C01	PGA256-A02				

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Function	
80	X0	А	Oscillator pins	
81	X1			
82	Vcc	_	Power supply pin	
83 to 90	P00 to P07	G	General-purpose I/O port An input pull-up resistor can be added to the port by setting the pull-up resistor setting register. These pins serve as D00 to D07 pins in bus modes other than the single-chip mode.	
	D00 to D07		I/O pins for the lower eight bits of the external data bus. These pins are enabled in an external-bus enabled mode.	
91 to 98	P10 to P17	G	General-purpose I/O port An input pull-up resistor can be added to the port by setting the pull-up resistor setting register. These pins are enabled in the single-chip mode with the external-bus enabled and the 8-bit data bus specified.	
	D08 to D15		I/O pins for the upper eight bits of the external data bus These pins are enabled in an external-bus enabled mode with the 16-bit data bus specified.	
99, 100 1 to 6	P20 to P27	G	General-purpose I/O port An input pull-up resistor can be added to the port by setting the pull-up resistor setting register. These pins are enabled in the single-chip mode.	
	A00 to A07		I/O pins for the lower eight bits of the external data bus These pins are enabled in an external-bus enabled mode.	
7, 8	P30, P31	Е	General-purpose I/O port This port is enabled in the single-chip mode or when the middle address control register setting is "port."	
	A08, A09		I/O pins for the middle eight bits of the external data bus These pins are enabled in an external-bus enabled mode when the middle address control register setting is "address."	
9	Vss	_	Power supply pin	
10 to 15	P32 to P37	Е	General-purpose I/O port This port is enabled in the single-chip mode or when the middle address control register setting is "port."	
	A10 to A15		I/O pins for the middle eight bits of the external data bus These pins are enabled in an external-bus enabled mode when the middle address control register setting is "address."	

Pin no.	Pin name	Circuit type	Function
16	P40	Е	General-purpose I/O port This port is enabled in the single-chip mode or when the upper address control register setting is "port."
	A16		Output pin for external address A16 This pin is enabled in the external-bus enabled mode with the upper address control register set to "address."
	PWM0		This pin serves as the output pin for 8-bit PWM0 The pin is enabled for output by the control status register.
17	P41	Е	General-purpose I/O port This port is enabled in the single-chip mode or when the upper address control register setting is "port."
	A17		Output pin for external address A17 This pin is enabled in the external-bus enabled mode with the upper address control register set to "address."
	PWM1		This pin serves as the output pin for 8-bit PWM1. The pin is enabled for output by the control status register.
18	P42	Е	General-purpose I/O port This port is enabled in the single-chip mode or when the upper address control register setting is "port."
	A18		Output pin for external address A18 This pin is enabled in the external-bus enabled mode with the upper address control register set to "address."
	PWM2		This pin serves as the output pin for 8-bit PWM2. This pin is enabled for output by the control status register.
19	P43	Е	General-purpose I/O port This port is enabled in the single-chip mode or when the upper address control register setting is "port."
	A19		Output pin for external address A19 This pin is enabled in the external-bus enabled mode with the upper address control register set to "address."
	PWM3		This pin serves as the output pin for 8-bit PWM3. This pin is enabled for output by the control status register.
20	P44	Е	General-purpose I/O port This port is enabled in the single-chip mode or when the upper address control register setting is "port."
	A20		Output pin for external address A20 This pin is enabled in the external-bus enabled mode with the upper address control register set to "address."
	PWM4		This pin serves as the output pin for 8-bit PWM4. The pin is enabled for output by the control status register.
21	Vcc	_	Power supply pin

Pin no.	Pin name	Circuit type	Function
22	P45	Е	General-purpose I/O port This port is enabled in the single-chip mode or when the upper address control register setting is "port."
	A21		Output pin for external address A21 This pin is enabled in the external-bus enabled mode with the upper address control register set to "address."
	PWM5		This pin serves as the output pin for 8-bit PWM5. The pin is enabled for output by the control status register.
23	P46	L*1	General-purpose I/O port This port is enabled in the single-chip mode or when the upper address control register setting is "port."
	A22		Output pin for external address A22 This pin is enabled in the external-bus enabled mode with the upper address control register set to "address."
	TRG		This pin serves as the external trigger pin for the 8-bit PPG timer The pin is enabled for triggering by the control status register.
24	P47	Е	General-purpose I/O port This port is enabled in the single-chip mode or when the upper address control register setting is "port."
	A23		Output pin for external address A23 This pin is enabled in the external-bus enabled mode with the upper address control register set to "address."
	PPG		This pin serves as the output pin for the 8-bit PPG timer. The pin is enabled for output by the control status register.
25	P70	L*1	General-purpose I/O port
	ATG		External trigger input pin for the A/D converter This pin functions when enabled by the control status register.
26	P71	F	General-purpose I/O port
	EDI		Data input pin for the serial EEPROM interface This pin functions when enabled by the control status register.
27	P72	Е	General-purpose I/O port
	EDO		Data output pin for the serial EEPROM interface This pin functions when enabled by the control status register.
28	P73	Е	General-purpose I/O port
	ESK		Clock output pin for the serial EEPROM interface This pin functions when enabled by the control status register.
29	P74	E General-purpose I/O port	
	ECS		Chip select signal output pin for the serial EEPROM interface This pin functions when enabled by the control status register.

Pin no.	Pin name	Circuit type	Function		
30, 31	P75, P76	K	General-purpose I/O port		
	DA0 DA1		This pin serves as the D/A converter output pin. The pin functions when enabled by the control status register.		
32	AVcc	_	A/D converter power supply pin		
33	AVRH	_	"H" reference power supply pin for the A/D converter		
34	AV _{RL}	_	"L" reference power supply pin for the A/D converter		
35	AVss	_	A/D converter power pin (GND)		
36 to 39	P60 to P63	J	General-purpose I/O port This port is enabled when the analog input enable register setting is "port."		
	AN0 to AN3		A/D converter analog input pins These pins are enabled when the analog input enable register setting is "analog input."		
40	Vss	_	Power pin (GND)		
41 to 43	P64 to P66	J	General-purpose I/O port This port is enabled when the analog input enable register setting is "port."		
	AN4 to AN6		A/D converter analog input pins These pins are enabled when the analog input enable register setting is "analog input."		
44	P67	J	General-purpose I/O port This port is enabled when the analog input enable register setting is "port."		
	AN7		A/D converter analog input pin This pin is enabled when the analog input enable register setting is "analog input."		
	CMP		Comparator input pin		
45	P80	L*2	General-purpose I/O port This port is always enabled.		
	INT0		External interrupt request input 0 Since this pin serves for interrupt request as required when external interrupt is enabled, other outputs must be off unless used intentionally.		
46	P81	L*2	General-purpose I/O port This port is always enabled.		
	INT1		External interrupt request input 1 Since this pin serves for interrupt request as required when external interrupt is enabled, other outputs must be off unless used intentionally.		
47	MD0	С	Mode pin This pin must be fixed to Vcc or Vss.		
48	MD1	С	Mode pin This pin must be fixed to Vcc or Vss.		

Pin no.	Pin name	Circuit type	Function			
49	MD2	С	Mode pin This pin must be fixed to Vss.			
50	HST	D	Hardware standby input pin			
51, 52	P82, P83	L*2	General-purpose I/O port			
	OUT0, OUT1		Output compare output pins These pins function when enabled by the control status register.			
	INT2, INT3		External interrupt request inputs 2 and 3. Since these pins serve for interrupt request as required when external interrupt is enabled, other outputs must be off unless used intentionally.			
53 to 56	P84 to P87	Е	General-purpose I/O port This pin is always enabled.			
	OUT2 to OUT5		Output compare output pins These pins function when enabled by the control status register.			
57 to 59	P90 to P92	L*1	General-purpose I/O port This port is always enabled.			
	IN0 to IN2		Input capture edge input pins These pins function when enabled by the control status register.			
60	P93	L*1	General-purpose I/O port This port is always enabled.			
	IN3		Input capture edge input pin This pin functions when enabled by the control status register.			
	СКОТ		Prescaler output pin This pin functions when enabled by the control status register.			
61	P94	I	General-purpose I/O port This port is always enabled. The port serves as an open-drain output depending on the open-drain setting register.			
	SIN0		Serial data input pin for the UART This pin functions when enabled by the control status register.			
62	P95	Н	General-purpose I/O port This port is always enabled. The port serves as an open-drain output depending on the open-drain setting register.			
	SOT0		Serial data output pin for the UART This pin functions when enabled by the control status register.			
63	P96	I	General-purpose I/O port This port is always enabled. The port serves as an open-drain output depending on the open-drain setting register.			
	SCK0		UART clock output pin This pin functions when enabled by the control status register.			

Pin no.	Pin name	Circuit type	Function
64	PA0	I	General-purpose I/O port This port is always enabled. The port serves as an open-drain output depending on the open-drain setting register.
	SIN1		Serial data input pin for the extended serial I/O interface This pin functions when enabled by the control status register and by the serial port switching register.
65	PA1	Н	General-purpose I/O port This port is always enabled. The port serves as an open-drain output depending on the open-drain setting register.
	SOT1		Serial data output pin for the extended serial I/O interface This pin functions when enabled by the control status register and by the serial port switching register.
66	PA2	I	General-purpose I/O port This port is always enabled. The port serves as an open-drain output depending on the open-drain setting register.
	SCK1		Clock output pin for the extended serial I/O interface This pin functions when enabled by the control status register and by the serial port switching register.
67	PA3	I	General-purpose I/O port This port is always enabled. The port serves as an open-drain output depending on the open-drain setting register.
	SIN2		Serial data input pin for the extended serial I/O interface This pin functions when enabled by the control status register and by the serial port switching register.
68	PA4	Н	General-purpose I/O port This port is always enabled. The port serves as an open-drain output depending on the open-drain setting register.
	SOT2		Serial data output pin for the extended serial I/O interface This pin functions when enabled by the control status register and by the serial port switching register.
69	PA5	I	General-purpose I/O port This port is always enabled. The port serves as an open-drain output depending on the open-drain setting register.
	SCK2		Clock output pin for the extended serial I/O interface This pin functions when enabled by the control status register and by the serial port switching register. The pin is a general-purpose I/O port.


Pin no.	Pin name	Circuit type	Function
70	P50	Н	This pin is enabled in the single-chip mode and when the CLK output is disabled.
	CLK		CLK output pin This pin is enabled in an external-bus enabled mode with the CLK output enabled.
71	P51	F	General-purpose I/O port This port is enabled in the single-chip mode.
	RDY		Ready signal input pin This pin is enabled in an external-bus enabled mode.
72	P52	E	General-purpose I/O port This port is enabled in the single-chip mode or when the hold function is disabled.
	HAK		Hold acknowledge signal output pin This pin is enabled in the single-chip mode or when the hold function is enabled.
73	P53 E		General-purpose I/O port This port is enabled in the single-chip mode or when the hold function is disabled.
	HRQ		Hold acknowledge signal output pin This pin is enabled in the single-chip mode or when the hold function is enabled.
74	P54	E	General-purpose I/O port This port is enabled in the single-chip mode, in external-bus 8-bit mode, or when the WR pin output is disabled.
	WRH		Write strobe output pin for the upper eight bits of the data bus This pin is enabled in an external-bus enabled mode and in external bus 16-bit mode with the WR pin output enabled.
75	RST	В	Reset signal input pin
76	P55	E	This port is enabled in the single-chip mode, in external-bus 8-bit mode, or when the WR pin output is disabled
	WRL		Write strobe output pin for the lower eight bits of the data bus This pin is enabled in an external-bus enabled mode and in external bus 16-bit mode with the WR pin output enabled. The pin is a general-purpose I/O port.
77	P56	Е	This pin is enabled in the single-chip mode.
	RD		Read strobe output pin for the data bus This pin is enabled in an external-bus enabled mode.
78	P57	Е	General-purpose I/O port
79	Vss	_	Power pin (GND)


^{*1:} Enabled in any standby mode

^{*2:} Enabled only in the hardware standby mode

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 X0 X0 X0 X0 X0 X1 X0 X1 X0 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1	 Oscillation feedback resistor: Approx. 1 MΩ
В		Hysteresis input with pull-up resistor
С		CMOS input port
D		Hysteresis input port
E	Standby control	CMOS level output





■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage wihich shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V_{CC} and V_{SS}.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. External Reset Input


To reset the internal circuit by the Low-level input to the \overline{RST} pin, the Low-level input to the \overline{RST} pin must be maintained for at least five machine cycles. Pay attention to it if the chip uses external clock input.

4. Vcc and Vss Pins

Apply equal potential to the Vcc and Vss pins.

5. Notes on Using an External Clock

When using an external clock, drive the X0 pin as illustrated below:



6. Power-on Sequence for A/D Converter Power Supplies and Analog Inputs

Be sure to turn on the digital power supply (Vcc) before applying voltage to the A/D converter power supplies (AVcc, AVRH, and AVRL) and analog inputs (AN0 to AN15).

When turning power supplies off, turn off the A/D converter power supplies (AVcc, AVRH, and AVRL) and analog inputs (AN0 to AN15) first, then the digital power supply (AVcc).

When turning AVRH on or off, be careful not to let it exceed AVcc.

7. Pin set when turning on power supplies

When turning on power supplies, set the hardware standby input pin $(\overline{\text{HST}})$ to "H".

8. Program Mode

When shipped from Fujitsu, and after each erasure, all bits $(96K \times 8 \text{ bits})$ in the MB90W234 and MB90P234 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Bits cannot be set to 1 electrically.

9. Erasure Procedure

Data written in the MB90W234 is erased (from 0 to 1) by exposing the chip to ultraviolet rays with a wavelength of 2,537Å through the translucent cover.

Recommended irradiation dosage for exposure is 10 Wsec/cm². This amount is reached in 15 to 20 minutes with a commercial ultraviolet lamp positioned 2 to 3 cm above the package (when the package surface illuminance is $1200 \, \mu \text{W/cm}^2$).

If the ultraviolet lamp has a filter, remove the filter before exposure. Attaching a mirrored plate to the lamp increases the illuminance by a factor of 1.4 to 1.8, thus shortening the required erasure time. If the translucent part of the package is stained with oil or adhesive, transmission of ultraviolet rays is degraded, resulting in a longer erasure time. In that case, clean the translucent part using alcohol (or other solvent not affecting the package).

The above recommended dosage is a value which takes the guard band into consideration and is a multiple of the time in which all bits can be evaluated to have been erased. Observe the recommended dosage for erasure; the purpose of the guard band is to ensure erasure in all temperature and supply voltage ranges. In addition, check the lifespan of the lamp and control the illuminance appropriately.


Data in the MB90W234 is erased by exposure to light with a wavelength of 4000Å or less.

Data in the device is also erased even by exposure to fluorescent lamp light or sunlight although the exposure results in a much lower erasure rate than exposure to 2537Å ultraviolet rays. Note that exposure to such lights for an extended period will therefore affect system reliability. If the chip is used where it is exposed to any light with a wavelength of 4000Å or less, cover the translucent part, for example, with a protective seal to prevent the chip from being exposed to the light.

Exposure to light with a wavelength of 4,000 to 5,000Å or more will not erase data in the device. If the light applied to the chip has a very high illuminance, however, the device may cause malfunction in the circuit for reasons of general semiconductor characteristics. Although the circuit will recover normal operation when exposure is stopped, the device requires proper countermeasures for use in a place exposed continuously to such light even though the wavelength is 4,000Å or more.

10. Recommended Screening Conditions


High-temperature aging is recommended for screening before packaging.




11. Write Yield

OTPROM products cannot be write-tested for all bits due to their nature. Therefore the write yield cannot always be guaranteed to be 100%.

■ BLOCK DIAGRAM



■ MEMORY MAP



The MB90230 series can access the 00 bank to read ROM data written to the upper 48-KB locations in the FF bank. An advantage of reading written to data addresses FFFFFH-FF4000H from addresses 00FFFFH-004000H is that you can use the small model of a C compiler.

Note, however, that the products with more than 48KB ROM space (MB90V230, MB90P/W234, MB90234) cannot read data in addresses other than FFFFFF_H to FF4000_H from the 00 bank.

■ I/O MAP

Address	Register	Register name	Access	Resouce name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXX
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXX
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXX
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXX
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXX
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXX
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXX
07н	Port 7 data register	PDR7	R/W	Port 7	-XXXXXXX
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXX
09н	Port 9 data register	PDR9	R/W	Port 9	-XXXXXXX
0Ан	Port A data register	PDRA	R/W	Port A	XXXXXX
10н	Port 0 direction register	DDR0	R/W	Port 0	00000000
11н	Port 1 direction register	DDR1	R/W	Port 1	00000000
12н	Port 2 direction register	DDR2	R/W	Port 2	00000000
13н	Port 3 direction register	DDR3	R/W	Port 3	00000000
14н	Port 4 direction register	DDR4	R/W	Port 4	00000000
15н	Port 5 direction register	DDR5	R/W	Port 5	00000000
16н	Port 6 direction register	DDR6	R/W	Port 6	00000000
17н	Port 7 direction register	DDR7	R/W	Port 7	-0000000
18н	Port 8 direction register	DDR8	R/W	Port 8	00000000
19н	Port 9 direction register	DDR9	R/W	Port 9	-0000000
1Ан	Port A direction register	DDRA	R/W	Port A	000000
1Вн	Port 0 resistor register	RDR0	R/W	Port 0	00000000
1Сн	Port 1 resistor register	RDR1	R/W	Port 1	00000000
1Dн	Port 2 resistor register	RDR2	R/W	Port 2	00000000
1Ен	Port 9 pin register	ODR9	R/W	Port 9	-0000
1Fн	Port A pin register	ODRA	R/W	Port A	000000
20н	Mode control register	UMC	R/W	UART	00000100
21н	Status register	USR	R/W		00010000
22н	Serial input register /Serial output register	UIDR /UODR	R/W		XXXXXXX
23н	Rate and data register	URD	R/W		000000
24н	Serial mode control status register	SMCS	R/W	Extended serial	00000
25н				I/O interface	00000010

Address	Register	Register name	Access	Resouce name	Initial value
26н	Serial data register	SDR	R/W	Extended serial I/O interface	XXXXXXX
27н	Reserved area	_	_	_	_
28н	Cycle setting register	PCSR	W	8-bit	XXXXXXX
29н	Duty factor setting register	PDUT	W	PPG timer	XXXXXXX
2Ан	Control status register	PCNTL	R/W		0000000
2Вн		PCNTH			0000000-
2Сн	Reserved area	_	_	_	_
2Dн	Communication prescaler	CDCR	R/W	UART, CKOT, I/O, serial IF	01111
2Ен	Clock control register	CLKR	R/W	CKOT output	000
2Fн	Level comparator	LVLC	R/W	Level comparator	XXXX0000
30н	Interrupt/DTP enable register	ENIR	R/W	DTP/external	0000
31н	Interrupt/DTP factor register	EIRR	R/W	interrupt	0000
32н	Request level setting register	ELVR	R/W		0000000
33н	Reserved area	_	_	_	_
34н	Analog input enable register	ADER	R/W	10-bit A/D	11111111
35н	Reserved area	_	_	converter	_
36н	Control status data register	ADCS0	R/W		0000000
37н		ADCS1			0000000
38н	Data register	ADCR0	R		XXXXXXX
39н		ADCR1			000000XX
ЗАн	Reserved area	_	_	_	_
3Вн	Reserved area	_	_	_	_
3Сн	D/A converter data register 0	DAT0	R/W	8-bit D/A	XXXXXXX
3Dн	D/A converter data register 1	DAT1	R/W	converter	0000000
3Ен	D/A control register	DACR	R/W		00
3Гн	Reserved area	_	_	_	_
40н	PWM data register 0	PWD0	R/W	8-bit	0000000
41н	PWM data register 1	PWD1	R/W	PWM0, 1	0000000
42н	Control status data register 0, 1	PWC01	R/W		0000000
43н	Reserved area	_	_	_	_
44 _H	PWM data register 2	PWD2	R/W	8-bit	0000000
45н	PWM data register 3	PWD3	R/W	PWM2, 3	0000000
46н	Control status register 2, 3	PWC23	R/W		00000000

Address	Register	Register name	Access	Resouce name	Initial value
47н	Reserved area	_	_	_	_
48н	PWM data register 4	PWD4	R/W	8-bit	00000000
49н	PWM data register 5	PWD5	R/W	PWM4, 5	00000000
4Ан	Control status register 4, 5	PWC45	R/W		00000000
4Вн	Reserved area	_	_	_	_
4Сн	Data register	TCDT	R	16-bit free	00000000
4Dн				run timer	00000000
4Ен	Control status register	TCCS	R/W		00000000
4F _H	Reserved area	_	_	_	_
50н	Compare register 0	OCP0	R/W	Output	XXXXXXX
51н				compare 0, 1	XXXXXXX
52н	Compare register 1	OCP1	R/W		XXXXXXX
53н					XXXXXXX
54н	Control status register 0, 1	CS00	R/W		000000
55н		CS01			00000
56н	Reserved area	_	_	_	_
57н	Reserved area	_	_	_	_
58н	Compare register 2	OCP2	R/W	Output	XXXXXXX
59н				compare 2, 3	XXXXXXX
5Ан	Compare register 3	OCP3	R/W		XXXXXXX
5Вн					XXXXXXX
5Сн	Control status register 2, 3	CS10	R/W		000000
5Dн		CS11			00000
5 Ен	Reserved area	_	_	_	_
5 F н	Reserved area	_	_	_	_
60н	Compare register 4	OCP4	R/W	Output	XXXXXXX
61н				compare 4, 5	XXXXXXX
62н	Compare register 5	OCP5			XXXXXXX
63н			R/W		xxxxxxx
64н		CS20			000000
65н	Control status register 4, 5	CS21	R/W		00000
66н	Reserved area	_	_	_	_
67н to 6Fн	Reserved area	_	_	_	_

Address	Register	Register name	Access	Resouce name	Initial value	
70н	Capture register 0	ICP0	R/W	Input capture 0,	XXXXXXX	
71н				1	XXXXXXX	
72н	Capture register 1	ICP1	R/W		XXXXXXX	
73н					XXXXXXX	
74н	Control status register 0, 1	ICS0	R/W		00000000	
75н to 77н	Reserved area	_	_	_	_	
78н	Capture register 2	ICP2	R/W	Input capture 2,	XXXXXXX	
79н				3	XXXXXXX	
7Ан	Capture register 3	ICP3	R/W		XXXXXXX	
7Вн					XXXXXXX	
7Сн	Control status register 2, 3	ICS1	R/W	-	00000000	
7Dн to 7Fн	Reserved area	_	_	_	_	
80н	OP code register	EOPC	R/W	Serial E ² PROM	0000	
81н	Format status register	ECTS	R/W	interface	00000000	
82н	Data register	EDAT	R/W		XXXXXXX	
83н					XXXXXXX	
84н	Address register	EADR	R/W	-	00000000	
85н					00000	
86н to 8Fн	Reserved area	_	_	_	_	
90н to 9Ен	System reserved area	_	*1	_	_	
9Fн	Delayed interrupt source generate/ release register	DIRR	R/W	Delayed interrupt generation module	0	
А0н	Standby control register	STBYC	R/W	Low-power consumption mode	0 0 0 1 X X X X	
А1н	Reserved area	_	_	_	_	
А2н	Reserved area	_	_	_	_	
АЗн	Middle address control register	MACR	W	External pin	*2	
А4н	Upper address control register	HACR	W	External pin	*2	
А5 н	External pin control register	EPCR	W	External pin	*2	
А6 н	Reserved area	_	_	_	_	
А7н	Reserved area	_	_	_	_	
А8н	Watchdog timer control register	TWC	R/W	Watchdog timer/ reset	XXXXXXX	

Address	Register	Register name	Access	Resouce name	Initial value
А9н	Timebase timer control register	TBTC	R/W	Timebase timer	00000
AAн to AFн	Reserved area	_	_	_	_
В0н	Interrupt control register 00	ICR00	R/W	Interrupt	00000111
В1н	Interrupt control register 01	ICR01	R/W	controller	00000111
В2н	Interrupt control register 02	ICR02	R/W		00000111
ВЗн	Interrupt control register 03	ICR03	R/W		00000111
В4н	Interrupt control register 04	ICR04	R/W		00000111
В5н	Interrupt control register 05	ICR05	R/W		00000111
В6н	Interrupt control register 06	ICR06	R/W		00000111
В7н	Interrupt control register 07	ICR07	R/W		00000111
В8н	Interrupt control register 08	ICR08	R/W		00000111
В9н	Interrupt control register 09	ICR09	R/W		00000111
ВАн	Interrupt control register 10	ICR10	R/W		00000111
ВВн	Interrupt control register 11	ICR11	R/W		00000111
ВСн	Interrupt control register 12	ICR12	R/W		00000111
ВОн	Interrupt control register 13	ICR13	R/W		00000111
ВЕн	Interrupt control register 14	ICR14	R/W		00000111
ВГн	Interrupt control register 15	ICR15	R/W		00000111
C0н to FFн	External area	_	_	_	*3

Initial values

- 0: The initial value for the bit is "0."
- 1: The initial value for the bit is "1."
- X: The initial value for the bit is undefined.
- The bit is not used; the initial value is undefined.*1: Access inhibited
- *2: The initial value depends on each bus mode.
- *3: Only this area can be used as the external access area in the area that follows address 0000FFH. Access to any address in reserved areas specified in the I/O map table is handled as access to an internal area. An access signal to the external bus is not generated.

■ INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTERS FOR INTERRUPT SOURCES

Interrupt source	I ² OS	I	nterrup	t vector	Interrupt control register		
•	support	N	0.	Address	ICR	Address	
Reset	× #08 08 ₁		08н	FFFFDC _H	_	_	
INT9 instruction	×	#09	09н	FFFFD8 _H	_	_	
Exceptional	×	#10	0Ан	FFFFD4 _H	_	_	
External interrupt (INT0) 0 ch	0	#11	0Вн	FFFFD0 _H	ICR00	0000В0н	
External interrupt (INT1) 1 ch	0	#12	0Сн	FFFFCCH			
External interrupt (INT2) 2 ch	0	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
External interrupt (INT3) 3 ch	0	#14	0Ен	FFFFC4 _H	7		
Extended serial I/O interface	0	#15	0Fн	FFFFC0 _H	ICR02	0000В2н	
Serial E ² PROM interface	0	#17	11н	FFFFB8 _H	ICR03	0000ВЗн	
Input capture channel 0	0	#19	13н	FFFFB0 _H	ICR04	0000В4н	
Input capture channel 1	0	#21	15н	FFFFA8 _H	ICR05	0000В5н	
Input capture channel 2	0	#23	17н	FFFFA0 _H	ICR06	0000В6н	
Input capture channel 3	0	#24	18н	FFFF9C _H			
Output compare channel 0	0	#25	19н	FFFF98 _H	ICR07	0000В7н	
Output compare channel 1	0	#26	1Ан	FFFF94 _H			
Output compare channel 2	0	#27	1Вн	FFFF90⊦	ICR08	0000В8н	
Output compare channel 3	0	#28	1Сн	FFFF8C _H	1		
Output compare channel 4	0	#29	1Dн	FFFF88 _H	ICR09	0000В9н	
Output compare channel 5	0	#30	1Ен	FFFF84 _H			
16-bit free run timer overflow	0	#31	1Fн	FFFF80 _H	ICR10	0000ВАн	
Timebase timer overflow	0	#32	20н	FFFF7C _H			
8-bit PPG timer	0	#33	21н	FFFF78 _H	ICR11	0000ВВн	
Level comparator	0	#34	22н	FFFF74 _H	1		
UART reception	0	#35	23н	FFFF70 _H	ICR12	0000ВСн	
UART transmission	0	#37	25н	FFFF68 _H	ICR13	0000ВДн	
End of A/D conversion	0	#39	27н	FFFF60 _H	ICR14	0000ВЕн	
Delayed interrupt	×	#42	2Ан	FFFF54 _H	ICR15	0000ВFн	
Stack fault	×	#256	FFн	FFFC00 _H	_	_	

^{○:} The request flag is cleared by the El²OS interrupt clear signal.


^{©:} The request flag is cleared by the El²OS interrupt clear signal. The stop request is available.


 $[\]times$: The request flag is not cleared by the El²OS interrupt clear signal.

■ PERIPHERAL RESOURCES

1. I/O Ports

Each pin in each port can be specified for input or output by setting the direction register when the corresponding peripheral resource is not set to use that pin. When the data register is read, the value depending on the pin level is read whenever the pin serves for input. When the data register is read with the pin serving for output, the latch value of the data register is read. This also applies to read operation by the read modify write instruction.





(1) Register Configuration

bit	15/7	14/6	13/5	12/4	11/3	10/2	9/1	8/0	
Address: 000000н	P07	P06	P05	P04	P03	P02	P01	P00	Port 0 data register (PDR0)
Address: 000001н	P17	P16	P15	P14	P13	P12	P11	P10	Port 1 data register (PDR1)
Address: 000002H	P27	P26	P25	P24	P23	P22	P21	P20	Port 2 data register (PDR2)
Address: 000003H	P37	P36	P35	P34	P33	P32	P31	P30	Port 3 data register (PDR3)
Address: 000004H	P47	P46	P45	P44	P43	P42	P41	P40	Port 4 data register (PDR4)
Address: 000005н	P57	P56	P55	P54	P53	P52	P51	P50	Port 5 data register (PDR5)
Address: 000006н	P67	P66	P65	P64	P63	P62	P61	P60	Port 6 data register (PDR6)
Address: 000007 _H	_	P76	P75	P74	P73	P72	P71	P70	Port 7 data register (PDR7)
Address: 000008н	P87	P86	P85	P84	P83	P82	P81	P80	Port 8 data register (PDR8)
Address: 000009н	_	P96	P95	P94	P93	P92	P91	P90	Port 9 data register (PDR9)
Address: 00000AH	_	_	PA5	PA4	PA3	PA2	PA1	PA0	Port A data register (PDRA)
bit	15/7	14/6	13/5	12/4	11/3	10/2	9/1	8/0	
Address: 000010 _H	P07	P06	P05	P04	P03	P02	P01	P00	Port 0 direction register (DDR0)
Address: 000011H	P17	P16	P15	P14	P13	P12	P11	P10	Port 1 direction register (DDR1)
Address: 000012H	P27	P26	P25	P24	P23	P22	P21	P20	Port 2 direction register (DDR2)
Address: 000013H	P37	P36	P35	P34	P33	P32	P31	P30	Port 3 direction register (DDR3)
Address: 000014 _H	P47	P46	P45	P44	P43	P42	P41	P40	Port 4 direction register (DDR4)
Address: 000015 _H	P57	P56	P55	P54	P53	P52	P51	P50	Port 5 direction register (DDR5)
Address: 000016 _H	P67	P66	P65	P64	P63	P62	P61	P60	Port 6 direction register (DDR6)
Address: 000017H		P76	P75	P74	P73	P72	P71	P70	Port 7 direction register (DDR7)
Address: 000018 _H	P87	P86	P85	P84	P83	P82	P81	P80	Port 8 direction register (DDR8)
Address: 000019 _H	_	P96	P95	P94	P93	P92	P91	P90	Port 9 direction register (DDR9)
Address: 00001AH	_	_	PA5	PA4	PA3	PA2	PA1	PA0	Port A direction register (DDRA)
bit	15	14	13	12	11	10	9	8	
Address: 000034H	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	Analog input enable register (ADER)
bit	15/7	14/6	13/5	12/4	11/3	10/2	9/1	8/0	
Address: 00001BH	P07	P06	P05	P04	P03	P02	P01	P00	Port 0 resistor register (RDR0)
Address: 00001CH	P17	P16	P15	P14	P13	P12	P11	P10	Port 1 resistor register (RDR1)
Address: 00001DH	P27	P26	P25	P24	P23	P22	P21	P20	Port 2 resistor register (RDR2)
bit	15/7	14/6	13/5	12/4	11/3	10/2	9/1	8/0	
Address: 00001EH	_	P96	P95	P94	_	_	_	_	Port 9 pin register (ODR9)
Address: 00001FH	_	_	PA5	PA4	PA3	PA2	PA1	PA0	Port A pin register (ODRA)

Ports 0 to 5 in the MB90230 series share the external bus and pins. Each pin function is selected depending on the bus mode and register settings.

	Function								
Pin name	Single ohin mede	External bus e	extended mode	EPROM write					
	Single-chip mode	8 bits	16 bits	EPROW WITE					
P07 to P00		D07 t	D07 to D00						
P17 to P10		Port	D15 to D08						
P27 to P20		A07 t	A07 to A00						
P37 to P30		A15 to	A15 to A08						
P47 to P45									
P44		A23 to	A23 to A16						
P43 to P40									
P50	Port	CL							
P51		RD	Net						
P52		HA	Not used						
P53		HRQ*2							
P54		Port	CE						
P55		WR	ŌĒ						
P56		R	PGM						
P57		Po	"0"						


^{*1:} The pin can be used as an I/O port by setting the upper and middle address control registers. *2: The pin can be used as an I/O port by setting the external pin control register.

2. 8-bit PWM (with 6 channels in this series)


The PWM module consists of a pair of 8-bit PWM output circuits. The MB90230 series incorporates a set of three PWM modules. They can output a waveform continuously from the port at an arbitrary duty factor according to the register settings.

- 8-bit down counter
- 8-bit data registers
- · Compare circuit
- · Control registers

(1) Register Configuration



(2) Block Diagram




3. UART


The UART is a serial I/O port for synchronous or asynchronous communication with external resources. It has the following features:

- Full-duplex double buffering
- Data transfer synchronous or asynchronous with clock pulses
- Multiprocessor mode support (Mode 2)
- Internal dedicated baud-rate generator
- · Arbitrary baud-rate setting from external clock input or internal timer
- Variable data length (7 to 9 bits (without parity bit); 6 to 8 bits (with parity bit))
- Error detection function (Framing, overrun, parity)
- Interrupt function (Two sources for transmission and reception)
- · Transfer in NRZ format

(1) Register Configuration



(2) Block Diagram



4. Extended Serial I/O Interface

This block is a serial I/O interface implemented on a single 8-bit channel that can transfer data in synchronization with clock pulses. It allows the "LSB first" or "MSB first" option to be selected for data transfer. The serial I/O port to be used can also be selected.


There are two serial I/O operation modes available:

- Internal shift clock mode: Transfers data in synchronization with internal clock pulses.
- External shift clock mode: Transfers data in synchronization with clock pulses entered from an external pin (SCKx). In this mode, data can be transferred by instructions from the CPU by operating the general-purpose port that shares the external pin (SCKx).

(1) Register Configuration

bit	15	14	13	12	11	10	9	8	
Address: 000025H	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT	
bit	7	6	5	4	3	2	1	0	Serial mode control status
Address: 000024H	_		_	OUTC	MODE	BDS	SOE	SCOE	register (SMCS)
bit	7	6	5	4	3	2	1	0	Serial data register
Address: 000026н	D7	D6	D5	D4	D3	D2	D1	D0	(SDR)

(2) Block Diagram




5. A/D Converter

The A/D converter converts the analog input voltage to a digital value. It has the following features:


- Conversion time: 5 μs min. per channel (at 16 MHz machine clock)
- RC-type successive approximation with sample-and-hold circuit
- 8-bit or 10-bit resolution
- Eight analog input channels programmable for selection
- A/D conversion mode selectable from the following three:
 - One-shot conversion mode: Converts a specified channel once.
 - Consecutive conversion mode: Converts a specified channel repeatedly.
 - Stop conversion mode: Converts one channel and suspends its own operation until the next activation (allowing synchronized conversion start).
- Conversion mode:
 - Single conversion mode: Converts one channel (when the start and stop channels are the same).

 Scan conversion mode: Converts multiple consecutive channels (when the start and stop channels are
 - Scan conversion mode: Converts multiple consecutive channels (when the start and stop channels are different).
- On completion of A/D conversion, the converter can generate an interrupt request for termination of A/D conversion to the CPU. This interrupt generation can activate the EI²OS to transfer the A/D conversion result to memory, making the converter suitable for continuous operation.
- Conversion can be activated by software, external trigger (falling edge), and/or timer (rising edge) as selected.

(1) Register Configuration



(2) Block Diagram



6. 16-bit I/O Timer

The 16-bit I/O timer consists of 16-bit free run timer, 6-line output compare, and 4-line input capture modules.

The 16-bit I/O timer can output six independent waveforms based on the 16-bit free run timer, allowing the input pulse width and external clock cycle to be measured.

(1) Outline of Functions

16-bit free run timer (\times 1)

The 16-bit free run timer consists of a 16-bit up-count timer, a control register, and a prescaler. The value output from this timer/counter is used as the base time by the input capture and output compare modules.

- The counter operation clock cycle can be selected from the following four: Four internal clock cycles (φ/4, φ/16, φ/32, φ/64)
- The interrupt counter value can be generated by compare/match operation with the overflow register and compare register 0 (compare/match operation requires the mode setting).
- The counter value can be initialized to "0000H" by compare/match operation with the reset register, software clear register, and compare register 0.

Output compare module (\times 6)

The output compare module consists of six 16-bit compare registers, compare output latches, and control registers. When the compare value matches the 16-bit free run timer value, this module can generates an interrupt while inverting the output level.

- Six compare registers can operate independently, and have each output pin and interrupt flag.
- Two compare resisters can be used to control the same output pin.
- The initial value for each output pin can be set.
- The interrupt can be generated by compare/match operation.


Input capture module (\times 4)

The input capture module consists of four external input pins and associated capture and control registers. This module can detect an arbitrary edge of the signal input from each external input pin to generate an interrupt while holding the 16-bit free run timer value in the capture register.


- The external input signal edge can be selected from the rising edge, failing edge or both edges.
- Four input capture lines can operate independently.
- The interrupts can be generated by a valid edge of external input signals. The extended intelligent I/O service (EI²OS) can be activated.

(2) Register Configuration


• 16-bit free run timer




• 16-bit output compare module



• 16-bit input capture module





7. PPG Timer (Programmable Pulse Generator)

This module can output the pulse synchronized with an external or software trigger. The cycle and duty factor of the output pulse can be changed arbitrarily by changing the values in two 8-bit registers.

PWM function: Outputs a pulse in programmable mode while changing the values in the two registers in synchronization with the input trigger.


This module can also be used as a D/A converter using an external circuit.


Single-shot function: Detects the trigger input edge to output a single pulse.

(1) Module Configuration

This module consists of an 8-bit down counter, prescaler, 8-bit cycle setting register, 8-bit duty factor setting register, 16-bit control register, external trigger input pin, and PPG output pin.

(2) Register Configuration






8. Serial E2PROM Interface


This module is the interface circuit dedicated to external bit-serial E²PROM.

(1) Features

- Instruction code support (compatible with the MB8557).
- Selectable address length: 8 to 11 bits
- Selectable data length: 8 or 16 bits
- Automatic address increment function
- Transmit/receive data transfer enabled by EI2OS
- Up to 2048-by-16 bit access enabled (at an address length of 11 bits and a data length of 16 bits)

(2) Register Configuration







9. DTP/External Interrupt

The data transfer peripheral (DTP) is located between external peripherals and the F²MC-16F CPU. It receives a DMA request or interrupt request generated by the external peripherals and reports it to the F²MC-16F CPU to activate the extended intelligent I/O service or interrupt handler. The user can select two request levels of "H" and "L" for extended intelligent I/O service (EI²OS) or, four request levels of "H," "L," rising edge, and falling edge for external interrupt requests.

(1) Register Configuration






10. D/A Converter

This block is an R-2R type D/A converter with 8-bit resolution.

The D/A converter incorporates two channels, each of which can be controlled for output independently by the D/A control register.

(1) Register Configuration

DAT1 bit	15	14	13	12	11	10	9	8	
Address: 00003DH	DA17	DA16	DA15	DA14	DA13	DA12	DA11	DA10	D/A converter data register 1
DAT0	7	6	5	4	3	2	1	0	
Address: 00003CH	DA07	DA06	DA05	DA04	DA03	DA02	DA01	DA00	D/A converter data register 2
DACR	7	6	5	4	3	2	1	0	
Address: 00003EH	_	_	_	_	_	_	DAE1	DAE0	D/A control register




11. Level Comparator

This module compares the input level (by checking whether it is high or low). The module consists of a comparator, 4-bit resistor ladder, and control register.

• The external input can be compared to the internal 4-bit resistor ladder.

(1) Register Configuration







12. Watchdog Timer and Timebase Timer

The watchdog timer consists of a 2-bit watchdog counter using carry signals from an 18-bit timebase counter as the clock source, a control register, and a watchdog reset control section. The timebase timer consists of an 18-bit timer and an interval interrupt control circuit.

(1) Register Configuration







13. Delay Interruupt Generation Module

The delayed interrupt generation module is used to generate an interrupt for task switching. Using this module allows an interrupt request to the F²MC-16F CPU to be generated or canceled by software.

(1) Register Configuration




(2) Block Diagram



14. Clock Output Control Register

The clock output control register outputs the output from the communication prescaler to the pin.


(1) Register Configuration




15.Low-power Consumption Control Circuit

The low-power consumption control circuit consists of a low-power consumption control register, clock generator, standby status control circuit, and gear divider circuit. These internal circuits implements the sleep, stop, and hardware standby modes as well as the clock gear function. The gear function allows the machine clock cycle to be selected as a division of the frequency of crystal oscillation or external clock input by 1, 2, 4, or 16.

(1) Register Configuration





■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0.0 V)

Bananatan	Cymah al	Va	lue	1110:4	Domestre
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 7.0	V	
Power supply voltage	AVcc, AVss AVRH, AVRL	Vcc - 0.3*1	Vss + 7.0	V	
Input voltage	Vı*2	Vss - 0.3	Vcc + 0.3	V	
Output voltage	Vo*2	Vss - 0.3	Vcc + 0.3	V	
"L" level output current	loL	_	20	mA	
"L" level average output current	lolav	_	4	mA	
"L" level total output current	ΣΙοι		50	mA	
"H" level output current	Іон		-10	mA	
"H" level average output current	loнav	_	-4	mA	
"H" level total output current	ΣІон	_	-50	mA	
Power consumption	PD	_	400	mW	
Operating temperature	TA	-40	+70	°C	
Storage temperature	Тѕтѕ	– 55	+150	°C	

^{*1:} AVRH, AVRL, or AVcc must not exceed Vcc. AVss and AVRH must not exceed AVRH and AVcc, respectively. $Vcc \ge AVcc \ge AVRH > AVRL \ge AVss \ge Vss$

WARNING: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for externded periods may affect device reliability.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks	
Parameter	Symbol	Min.	Max.	Onit	Kemarks	
Dower aupply voltage	Vac	4.75	5.25	V	During normal operation	
Power supply voltage	Vcc	3.0	5.5	V	In stop mode	
Operating temperature	TA	-40	+70	°C		

^{*2:} Vi or Vo must not exceed "Vcc + 0.3 V."

3. DC Characteristics

 $(Vcc = 5.0 V\pm 5\%, Vss = 0.0 V, T_A = -40^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Parameter	Symbol	name	Condition	Min.	Тур.	Max.	Unit	Remarks
	VIH	*1		0.7 Vcc		Vcc + 0.3	V	
"H" level input voltage	Vihs	*2	Vcc = 5.0 V±5%	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
l	Vінм	*3		Vcc - 0.3		Vcc + 0.3	V	MD0 to 2
	VIL	*1		Vss - 0.3	1	0.3 Vcc	V	
"L" level input voltage	VILS	*2	Vcc = 5.0 V±5%	Vss - 0.3	-	0.2 Vcc	V	Hysteresis input
Voltage	VILM	*3		Vss - 0.3		Vss + 0.3	V	MD0 to 2
"H" level output voltage	Vон	*1, *2	$V_{CC} = 4.75 \text{ V}$ $I_{OH} = -2.0 \text{ mA}$	2.4	_	_	V	
"L" level output voltage	Vol	*1, *2	Vcc = 4.75 V loL = 1.8 mA	_	_	0.4	V	
Input leakage current	Ін	*1, *2, *3	Vss + 4.75 V <vı <vcc<="" td=""><td>-10</td><td>-</td><td>10</td><td>μΑ</td><td></td></vı>	-10	-	10	μΑ	
	Icc			_	48	80	mA	
Power supply current	Iccs	Vcc	$V_{cc} = 5.0 \text{ V} \pm 5\%$ fc = 16 MHz	_	15	25	mA	In sleep mode
Carrone	Іссн	1	10 - 10 WH 12	_	10	_	μΑ	In stop mode
Input capacity	Cin	Other than Vcc and Vss	_	_	10	_	pF	
Open-drain output leakage current (N-channel Tr OFF)	ILEAK	*4	_	_	0.1	10	μА	
Pull-up current	IPULL	*5	_	-250	_	-50	μΑ	

^{*1:} CMOS I/O pin (Other than hysteresis pins)
*2: Hysteresis input pins: P46/TRG, P70/ATG, P71/ESI, P80/INT0, P81/INT1, P82/OUT0/INT2, P83/OUT1/INT3, P90/IN0, P91/IN1, P92/IN2, P93/IN3/CKOT, P94/SIN0, P96/SCK0, PA0/SIN1, PA2/SCK1, PA3/SIN2, PA5/SCK2

^{*3:} Mode pins MD2 to MD0

^{*4:} Open-drain pins P94 to P96 and PA0 to PA5: Set by registers


^{*5:} Pins with pull-up resistor RST and P00 to P27: Set by registers

4. AC Characteristics

(1) Clock Timing Standards

 $(Vcc = +5.0 V\pm 5\%, Vss = 0.0 V, TA = -40^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Syllibol	Fili liallie	Condition	Min.	Max.	Onn	Remarks
Clock frequency	fc	X0 X1	Vcc = 5.0 V ±5%	1	16	MHz	
Clock cycle time	tc	X0 X1	Vcc = 5.0 V ±5%	62.5	_	ns	
Input clock pulse width	P _{WH} P _{WL}	X0	Vcc = 5.0 V ±5%	25.0	_	ns	Duty = 60%
Input clock rising/falling time	t _{cr}	X0	_	5	10	ns	



(2) Reset, Hardware Standby, and Trigger Input Standards

 $(Vcc = +5.0 V\pm 5\%, Vss = 0.0 V, TA = -40^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	name	Condition	Min.	Max.	Offic	
Reset input time	t RSTL	RST	_	5	_	Machine cycle*	
Hardware standby input time	t HSTL	HST	_	5	_	Machine cycle*	
A/D start trigger input time	t ATGX	ATG	_	5	_	Machine cycle*	
PPG start trigger input time	t PPGL	TRG	_	5	_	Machine cycle*	
Input capture input trigger	tinp	IN0 to IN3	_	5	_	Machine cycle*	


^{*}Machine cycle: $tcyc = 1/machine clock = 1/(fc \div N)$

fc: Oscillation frequency

N: Gear divide ratio (1, 2, 4, 16)

Note: Clock input is required during reset.


The machine cycle at hardware standby input is set to 1/32 divided oscillation.



(3) Power-on Reset

 $(Vcc = +5.0 \text{ V} \pm 5\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Din name	Condition	Va	lue	Unit	Remarks
Farameter	Syllibol	Fili lialile	Condition	Min.	Max.	Onit	Remarks
Power supply riseing time	t R	\/	_	_	50	ms	
Power-off time	t off	Vcc		1	_	ms	




(4) UART Timing

 $(V_{CC} = +5.0 \text{ V}\pm5\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Faranietei	Syllibol	name	Condition	Min.	Max.	Onn	Remarks
Serial clock cycle time	tscyc	_		8 tcyc		ns	
$SCK \downarrow \to SOT$ delay time	tsLov	_	Internal clock operation output	-80	80	ns	
Valid SIN → SCK ↑	tıvsн	_	pin: C _L = 80 pF	100	_	ns	
$SCK \uparrow \to Valid \; SIN \; hold \; time$	t shix	_		60	_	ns	
Serial clock "H" pulse width	t shsl	_		4 tcyc	_	ns	
Serial clock "L" pulse width	t slsh	_	External clock	4 tcyc	_	ns	
$SCK \downarrow \to SOT$ delay time	tsLov	_	operation output	_	150	ns	
Valid SIN → SCK ↑	tıvsн	_	pin: C∟ = 80 pF	60	_	ns	
$SCK \uparrow \to Valid \; SIN \; hold \; time$	t shix	_		60		ns	

Notes: • These AC characteristics assume the CLK synchronous mode.

- C_L is the value for load capacity applied to the pin under testing.
- teye is the machine cycle (in nanoseconds).




(5) Extended Serial I/O Timing

 $(V_{CC} = +5.0 \text{ V}\pm5\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +70^{\circ}\text{C})$

Barranatan	Comple of	Pin	Condition	Va	lue	I I m ! t	Damanlas
Parameter	Symbol	name	Condition	Min.	Max.	Unit	Remarks
Serial clock cycle time	tscyc	_		8 tcyc	_	ns	
$SCK \downarrow \to SOT$ delay time	tsLov	_	Internal clock operation output pin: C _L = 80 pF	50	_	ns	
Valid SIN → SCK ↑	tivsh	_		1 tcyc	_	ns	
$SCK \uparrow \to Valid \; SIN \; hold \; time$	tshix	_		1 tcyc	_	ns	
Serial clock "H" pulse width	t shsl	_		250	_	ns	External clock:
Serial clock "L" pulse width	t slsh	_	External alask	250	_	ns	2 MHz max.
$SCK \downarrow \to SOT$ delay time	tsLov	_	External clock operation output	2 tcyc	_	ns	
Valid SIN → SCK \uparrow	tivsh	_	pin: C _L = 80 pF	1 tcyc	_	ns	
$SCK \uparrow \rightarrow Valid SIN hold time$	tshix	_		2 tcyc	_	ns	

Notes: \bullet C_L is the value for load capacity applied to the pin under testing.

• tcyc is the machine cycle (in nanoseconds).




5. A/D Converter Electrical Characteristics

 $(AVcc = Vcc = +5.0 \text{ V} \pm 5\%, AVss = Vss = 0.0 \text{ V}, +3.0 \text{ V} \le AVRH - AVRL, T_A = -40^{\circ}C \text{ to } +70^{\circ}C)$

Parameter	Symbol	Pin name		Value		Unit
Parameter	Syllibol	Pili liaille	Min.	Тур.	Max.	Onn
Resolution			_	10	10	bit
Total error			_	_	±3.0	LSB
Linearity error	_	_	_	_	±2.0	LSB
Differential linearity error			_	_	±1.5	LSB
Zero transition voltage	Vот	ANO to AN7	-1.5	+0.5	+2.5	LSB
Full-scale transition voltage	V _{FST}	AN0 to AN7	AVRH –4.5	AVRH –1.5	AVRH +0.5	LSB
Conversion time	_	fc = 16 MHz	5.00	_	_	μs
Analog port input current	IAIN	AN0 to AN7	_	_	10	μΑ
Analog input voltage		ANU IO AIN7	AVRL	_	AVRH	V
Peference voltage	_	AVRH	AVRL	_	AVcc	V
Reference voltage		AVRL	0	_	AVRH	V
Power supply current	lA	AVcc	_	5	_	mA
Power supply current	las	AVCC	_	_	5*	μΑ
Reference voltage supply	I _R	AV/DU	_	200	_	μΑ
current	IRS	AVRH	_	_	5*	μΑ
Variation between channels	_	AN0 to AN7	_	_	4	LSB

- * : Current applied in CPU stop mode with the A/D converter inactive (Vcc = AVcc = AVRH = 5.5 V).
- Notes: The error becomes larger as |AVRH-AVRL| becomes smaller.
 - Use the output impedance of the external circuit for analog input under the following conditions: External circuit output impedance < Approx. 7 k Ω
 - If the output impedance the external circuit is too high, the analog voltage sampling time may be insufficient. (Sampling time = 3.0 µs at a machine clock frequency of 16 MHz)



6. A/D Glossary

- Resolution
 - Analog changes that are identifiable with the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$
- Total error


Difference between actual and logical values. This error is caused by a zero transition error, full-scale transition error, linearity error, differential linearity error, or by noise.

· Linearity error

The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1111" \leftrightarrow "11 1111 1110") from actual conversion characteristics

• Differential linearity error

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value



7. D/A Converter Electrical Characteristics

 $(AVcc = Vcc = +5.0 V\pm 5\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Pin name		Unit			
Farameter	Syllibol	Fili lialile	Min.	Тур.	Max.		
Resolution	_	_	_	8	8	bit	
Differential linearity error	_	_	_	_	±0.9	LSB	
Conversion time	_	_	_	10*	20*	μs	
Analog output impedance	_	_	_	28	_	ΚΩ	

^{*:} A load capacity of 20 pF is assumed.

8. Serial E²PROM Interface Timing

(1) E²PROM interface at an operation clock frequency of 1 MHz


 $(Vcc = +5.0 V\pm 5\%, Vss = 0.0 V, T_A = -40^{\circ}C to +70^{\circ}C)$

Parameter	Symbol		Value	Unit	Remarks	
Parameter	Symbol	Min.	Тур.	Max.	- Ullit	Remarks
Operation cycle	t sĸ	1.0	_	_	μs	
Clock "H" time	t skH	0.4	0.5	_	μs	
Clock "L" time	t skL	0.4	0.5	_	μs	
ECS setup time	tcss	0.3	_	_	μs	
ECS hold time	t csH	0.0	_	_	μs	
EDO data decision time	t PD	0.3	_	_	μs	
EDO output hold time	tон	0.5	_	_	μs	
EDI setup time	tois	0.0	_	_	μs	
EDI hold time	t DIH	0.4	_	_	μs	
$READY \uparrow \to ECS \downarrow$	t RCSH	0.4	_	_	μs	
ECS "L" time	tcsL	0.8	1.0	_	μs	

(2) E²PROM interface at an operation clock frequency of 2 MHz

 $(Vcc = +5.0 V\pm 5\%, Vss = 0.0 V, T_A = -40^{\circ}C to +70^{\circ}C)$

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Operation cycle	t sĸ	0.5	_	_	μs	
Clock "H" time	t skH	0.2	0.25	_	μs	
Clock "L" time	t skl	0.2	0.25	_	μs	
ECS setup time	tcss	0.15	_	_	μs	
ECS hold time	tсsн	0.0	_	_	μs	
EDO data decision time	t PD	0.15	_	_	μs	
EDO output hold time	tон	0.25	_	_	μs	
EDI setup time	tois	0.0	_	_	μs	
EDI hold time	t DIH	0.2	_	_	μs	
$READY \uparrow \to ECS \downarrow$	t rcsh	0.2	_	_	μs	
ECS "L" time	tcsL	0.4	0.5	_	μs	



■ INSTRUCTIONS (412 INSTRUCTIONS)

Table 1 Description of Instruction Table

Item	Description
Mnemonic	Upper-case letters and symbols: Described directry in assembly code Lower-case letters: Replaced when described in assembly code Numbers after lower-case letters: Indicates the bit width within the code
#	Indicates the number of bytes
~	Indicates the number of cycles See Table 4 for details about meanings of letters in items.
В	Indicates the compensation value for calculating the number of actual cycles during execution of instruction. The number of actual cycles during execution of instruction is summed with the value in the "cycles" column.
Operation	Indicates operation of instruction.
LH	Indicates special operations involving the bits 15 through 08 of the accumulator. Z: Transfers "0" X: Extends before transferring —: No transfer
АН	Indicates special operations involving the high-order 16 bits in the accumulator. *: Transfers from AL to AH —: No transfer Z: Transfers 00H to AH. X: Transfers 00H or FFH to AH by extending AL
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky
S	bit), N (negative), Z (zero), V (overflow), and C (carry). *: Changes due to execution of instruction.
Т	—: No change.
N	S: Set by execution of instruction. R: Reset by execution of instruction.
Z	
V	
С	
RMW	Indicates whether the instruction is a read-modify-write instruction (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.). *: Instruction is a read-modify-write instruction —: Instruction is not a read-modify-write instruction Note: Cannot be used for addresses that have different meanings depending on whether they are read or written.

Table 2 Explanation of Symbols in Table of Instructions

Symbol	Description
A	32-bit accumulator The number of bits used varies according to the instruction. Byte: Low order 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL, AH
AH	High-order 16 bits of A
AL	Low-order 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
SPCU	Stack pointer upper limit register
SPCL	Stack pointer lower limit register
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir addr16 addr24 addr24 0 to 15 addr24 16 to 23	Compact direct addressing Direct addressing Physical direct addressing Bits 0 to 15 of addr24 Bits 16 to 23 of addr24
io	I/O area (000000н to 0000FFн)
#imm4 #imm8 #imm16 #imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset value
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel ear eam	Branch specification relative to PC Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3 Effective Address Fields

Code	Notation	Address format	Number of bytes in address extemsion*
00 01 02 03 04 05 06 07	R0 RW0 RL0 R1 RW1 (RL0) R2 RW2 RL1 R3 RW3 (RL1) R4 RW4 RL2 R5 RW5 (RL2) R6 RW6 RL3 R7 RW7 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3	Register indirect	0
0C 0D 0E 0F	@RW0 + @RW1 + @RW2 + @RW3 +	Register indirect with post-increment	0
10 11 12 13 14 15 16	@ RW0 + disp8 @ RW1 + disp8 @ RW2 + disp8 @ RW3 + disp8 @ RW4 + disp8 @ RW5 + disp8 @ RW6 + disp8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16	Register indirect with 16-bit displacemen	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 addr16	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

^{*:} The number of bytes for address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the Table of Instructions.

Table 4 Number of Execution Cycles for Each Form of Addressing

Code	Operand	(a)*
Code	Operand	Number of execution cycles for each from of addressing
00 to 07	Ri RWi RLi	Listed in Table of Instructions
08 to 0B	@RWj	1
0C to 0F	@RWj+	4
10 to 17	@RWi + disp8	1
18 to 1B	@RWj + disp16	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 @addr16	2 2 2 1

^{*: &}quot;(a)" is used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 5 Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(k) *	(0	;)*	(d)*					
Operand	by	/te	wo	ord	long					
Internal register	+	0	+	0	+	0				
Internal RAM even address	+	0	+	0	+	0				
Internal RAM odd address	+	0	+	1	+	2				
Even address not in internal RAM	+	1	+	1	+	2				
Odd address not in internal RAM	+	1	+	3	+	6				
External data bus (8 bits)	+	1	+	3	+	6				

^{*: &}quot;(b)", "(c)", and "(d)" are used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 6 Transfer Instructions (Byte) [50 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
MOV A, dir MOV A, addr16 MOV A, Ri MOV A, ear MOV A, eam MOV A, io MOV A, #imm8 MOV A, @A MOV A, @RLi+disp8 MOV A, @SP+disp8 MOVP A, addr24 MOVP A, @A MOVN A, #imm4	2 3 1 2 2+ 2 2 2 3 3 5 2	2 2 1 1 2+ (a) 2 2 6 3 3 2 1	(b) (b) 0 (b) (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow imm8 byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RLi))+disp8) byte (A) \leftarrow ((SP)+disp8) byte (A) \leftarrow (addr24) byte (A) \leftarrow ((A)) byte (A) \leftarrow (imm4	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	* * * * * - * * - *				* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * *			
MOVX A, dir MOVX A, addr16 MOVX A, Ri MOVX A, ear MOVX A, eam MOVX A, io MOVX A, #imm8 MOVX A, @A MOVX A, @RWi+disp8 MOVX A, @RLi+disp8 MOVX A, @SP+disp8 MOVX A, addr24 MOVPX A, @A	2 3 2 2 2+ 2 2 2 2 3 3 5 2	2 2 1 1 2+ (a) 2 2 2 3 6 3 3 2	(b) (b) 0 (b) (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (imm8 byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RWi))+disp8) byte (A) \leftarrow ((RLi))+disp8) byte (A) \leftarrow ((SP)+disp8) byte (A) \leftarrow (addr24) byte (A) \leftarrow ((A))	X X X X X X X X X X X X X X X X X X X	* * * * * * - * * * -				* * * * * * * * * * *	* * * * * * * * * * *			-
MOV dir, A MOV addr16, A MOV Ri, A MOV ear, A MOV eam, A MOV io, A MOV @RLi+disp8, A MOV @SP+disp8, A MOVP addr24, A	2 3 1 2 2+ 2 3 3 5	2 2 1 2 2+ (a) 2 6 3 3	(b) (b) (b) (b) (b) (b) (b)	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (Ri) \leftarrow (A) byte (ear) \leftarrow (A) byte (eam) \leftarrow (A) byte (io) \leftarrow (A) byte ((RLi)) +disp8) \leftarrow (A) byte ((SP)+disp8) \leftarrow (A) byte (addr24) \leftarrow (A)	- - - - - - -	- - - - -				* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * *			- - - - - -
MOV Ri, ear MOV Ri, eam MOVP @A, Ri MOV ear, Ri MOV eam, Ri MOV Ri, #imm8 MOV io, #imm8 MOV dir, #imm8 MOV ear, #imm8 MOV ear, #imm8	2 2+ 2 2+ 2 2+ 2 3 3 3	2 3+ (a) 3 3+ (a) 2 3 3 2 2+ (a)	0 (b) (b) (b) (b) (b)	byte $(Ri) \leftarrow (ear)$ byte $(Ri) \leftarrow (eam)$ byte $((A)) \leftarrow (Ri)$ byte $(ear) \leftarrow (Ri)$ byte $(eam) \leftarrow (Ri)$ byte $(Ri) \leftarrow imm8$ byte $(io) \leftarrow imm8$ byte $(dir) \leftarrow imm8$ byte $(ear) \leftarrow imm8$ byte $(eam) \leftarrow imm8$		- - - - - - -				* * * * * * -	* * * * * * -	111111111		- - - - - - -
MOV @AL, AH XCH A, ear XCH A, eam XCH Ri, ear XCH Ri, eam	2 2 2+ 2 2+	4	0	byte $((A)) \leftarrow (AH)$ byte $(A) \leftrightarrow (ear)$ byte $(A) \leftrightarrow (eam)$ byte $(Ri) \leftrightarrow (ear)$ byte $(Ri) \leftrightarrow (eam)$	_ Z Z _ _	- - - -		1 1111	- - - -	*	*	1 1111	_ _ _ _	- - - -

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 7 Transfer Instructions (Word) [40 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	s	T	N	Z	٧	С	RMW
MOVW A, dir	2	2	(c)	word (A) \leftarrow (dir)	-	*	-	_	_	*	*	_	_	_
MOVW A, addr16	3	2	(c)	word (A) \leftarrow (addr16)	_	*	_	_	_	*	*	_	_	_
MOVW A, SP	1	2	`o´	word $(A) \leftarrow (SP)$	_	*	_	_	_	*	*	_	_	_
MOVW A, RWi	1	1	0	word $(A) \leftarrow (RWi)$	_	*	_	_	_	*	*	_	_	_
MOVW A, ear	2	1	0	word (A) ← (ear)	_	*	_	_	_	*	*	_	_	_
MOVW A, eam	2+	2+ (a)	(c)	word (A) ← (eam)	_	*	_	_	_	*	*	_	_	_
MOVW A, io	2	2 ′	(c)	word $(A) \leftarrow (io)$	_	*	_	_	_	*	*	_	_	_
MOVW A, @A	2	2	(c)	word $(A) \leftarrow ((A))$	_	_	_	_	_	*	*	_	_	_
MOVW A, #imm16	3	2	`o´	word $(A) \leftarrow imm'16$	_	*	_	_	_	*	*	_	_	_
MOVW A, @RWi+disp8	2	3	(c)	word $(A) \leftarrow ((RWi) + disp8)$	_	*	_	_	_	*	*	_	_	_
MOVW A, @RLi+disp8	3	6	(c)	word $(A) \leftarrow ((RLi) + disp8)$	_	*	_	_	_	*	*	_	_	_
MOVW A, @SP+disp8	3	3	(c)	word $(A) \leftarrow ((SP) + disp8)$	_	*	_	_	_	*	*	_	_	_
MOVPWA, addr24	5	3	(c)	word (A) ← (addr24)	_	*	_	_	_	*	*	_	_	_
MOVPWA, @A	2	2	(c)	word $(A) \leftarrow ((A))$	_	_	_	_	_	*	*	_	-	_
MOVW dir, A	2	2	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW addr16, A	3	2	(c)	word (addr16) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW SP, # imm16	4	2	0	word (SP) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW SP, A	1	2	Ö	word (SP) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, A	1	1	Ö	word (RWi) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW ear, A	2	2	0	word (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW eam, A	2+	2+ (a)	(c)	word (eam) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW io, A	2	2	(c)	word (io) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RWi+disp8, A	2	3	(c)	word ((RWi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RLi+disp8, A	3	6	(c)	word $((RLi)' + disp8)' \leftarrow (A)'$	_	_	_	_	_	*	*	_	_	_
MOVW @SP+disp8, A	3	3	(c)	word ((SP) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVPWaddr24, A	5	3	(c)	word (addr24) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVPW @A, RWi	2	3	(c)	word $((A)) \leftarrow (RWi)'$	_	_	_	_	_	*	*	_	_	_
MOVW RWi, ear	2	2	O	word (RWi) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, eam	2+	3+ (a)	(c)	word (RWi) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVW ear, RWi	2	3	O´	word (ear) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW eam, RWi	2+	3+ (a)	(c)	word (eam) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, #imm16	3	2	0	word (RWi) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW io, #imm16	4	3	(c)	word (io) ← imm16	_	_	_	_	_	_	_	_	_	_
MOVW ear, #imm16	4	2	O	word (ear) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW eam, #imm16	4+	2+ (a)	(c)	word (eam) ← imm16	_	_	_	_	_	_	_	_	_	_
MOVW @AL, AH	2	2	(c)	word $((A)) \leftarrow (AH)$	-	-	-	_	_	*	*	_	_	_
XCHW A, ear	2	3	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, eam	2+	3+ (a)	2× (c)	word $(A) \leftrightarrow (eam)$	_	_	_	_	_	_	_	_	_	_
XCHW RWi, ear	2	4	0	word (RWi) ↔ (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, eam	2+	5+ (a)	2× (c)	word (RWi) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	_

Note: For an explanation of "(a)" and "(c)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 8 Transfer Instructions (Long Word) [11 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
MOVL A, ear	2	1	0	long (A) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVL A, eam	2+	3+ (a)	(d)	long (A) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVL A, # imm32	5	3	O	long (A) ← imm32	_	_	_	_	_	*	*	_	_	_
MOVL A, @SP + disp8	3	4	(d)	long (A) \leftarrow ((SP) +disp8)	_	_	_	_	_	*	*	_	_	_
MOVPL A, addr24	5	4	(d)	long (A) ← (addr24)	_	_	_	_	_	*	*	_	_	_
MOVPL A, @A	2	3	(d)	$long(A) \leftarrow ((A))$	_	_	_	_	_	*	*	_	-	-
MOVPL@A, RLi	2	5	(d)	$long ((A)) \leftarrow (RLi)$	_	_	_	_	_	*	*	_	_	_
MOVL @SP + disp8, A	3	4	(d)	$long ((SP) + disp8) \leftarrow (A)$	_	_	_	_	_	*	*	_	_	_
MOVPL addr24, A	5	4	(d)	long (addr24) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVL ear, A	2	2	0	long (ear) ← (A)	-	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	3+ (a)	(d)	long (eam) ← (A)	_	_	-	-	_	*	*	_	_	_

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
ADD A, #imm8 ADD A, dir ADD A, ear ADD A, eam ADD ear, A ADD eam, A ADDC A ADDC A, ear ADDC A, eam ADDC A, eam ADDC A, eam ADDC A	2 2 2 2+ 2 2+ 1 2 2+ 1	2 3 2 3+ (a) 2 3+ (a) 2 2 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 0 (b) 0	byte (A) \leftarrow (A) + imm8 byte (A) \leftarrow (A) + (dir) byte (A) \leftarrow (A) + (ear) byte (A) \leftarrow (A) + (eam) byte (ear) \leftarrow (ear) + (A) byte (eam) \leftarrow (eam) + (A) byte (A) \leftarrow (AH) + (AL) + (C) byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (AH) + (AL) + (C) (Decimal)	Z Z Z Z Z Z Z Z Z Z		1111111	1111111	11111111	* * * * * * * * *	* * * * * * * * *	* * * * * * * * *	* * * * * * * *	- - * * - -
SUB A, #imm8 SUB A, dir SUB A, ear SUB A, eam SUB ear, A SUB eam, A SUBC A SUBC A, ear SUBC A, eam SUBC A, eam SUBC A	2 2 2 2+ 2 2+ 1 2 2+ 1	2 3 2 3+ (a) 2 3+ (a) 2 2 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 0 (b) 0	byte (A) \leftarrow (A) – imm8 byte (A) \leftarrow (A) – (dir) byte (A) \leftarrow (A) – (ear) byte (A) \leftarrow (A) – (eam) byte (ear) \leftarrow (ear) – (A) byte (eam) \leftarrow (eam) – (A) byte (A) \leftarrow (AH) – (AL) – (C) byte (A) \leftarrow (A) – (ear) – (C) byte (A) \leftarrow (A) – (eam) – (C) byte (A) \leftarrow (AH) – (AL) – (C) (Decimal)	Z Z Z Z Z Z Z Z Z Z Z					* * * * * * * * * * * * * * * * * * *	* * * * * * * * *	* * * * * * * * *	* * * * * * * * *	- - * * - -
ADDW A ADDW A, ear ADDW A, eam ADDW A, #imm16 ADDW ear, A ADDW eam, A ADDCW A, ear ADDCW A, eam	1 2 2+ 3 2 2+ 2 2+ 2	2 2 3+ (a) 2 3+ (a) 2 3+ (a)	0 0 (c) 0 0 2×(c) 0 (c)	word (A) \leftarrow (AH) + (AL) word (A) \leftarrow (A) + (ear) word (A) \leftarrow (A) + (eam) word (A) \leftarrow (A) + imm16 word (ear) \leftarrow (ear) + (A) word (eam) \leftarrow (eam) + (A) word (A) \leftarrow (A) + (ear) + (C) word (A) \leftarrow (A) + (eam) + (C)	- - - - -	- - - - -				* * * * * * *	* * * * * * *	* * * * * * *	* * * * * * *	- - - * *
SUBW A SUBW A, ear SUBW A, eam SUBW A, #imm16 SUBW ear, A SUBW eam, A SUBCW A, ear SUBCW A, eam	1 2 2+ 3 2 2+ 2 2+	2 2 3+ (a) 2 2 3+ (a) 2 3+ (a)	0 0 (c) 0 0 2×(c) 0 (c)	word (A) \leftarrow (AH) - (AL) word (A) \leftarrow (A) - (ear) word (A) \leftarrow (A) - (eam) word (A) \leftarrow (A) - imm16 word (ear) \leftarrow (ear) - (A) word (eam) \leftarrow (eam) - (A) word (A) \leftarrow (A) - (ear) - (C) word (A) \leftarrow (A) - (eam) - (C)	- - - - -		1 1 1 1 1 1 1			* * * * * * *	* * * * * * *	* * * * * * *	* * * * * * *	- - - * *
ADDL A, ear ADDL A, eam ADDL A, #imm32 SUBL A, ear SUBL A, eam SUBL A, #imm32	2 2+ 5 2 2+ 5	5 6+ (a) 4 5 6+ (a) 4	0 (d) 0 0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A)} + \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{imm32} \\ \\ \text{long (A)} \leftarrow \text{(A)} - \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{imm32} \\ \end{array}$	_ _ _ _					* * * * * *	* * * * * *	* * * * * *	* * * * * *	- - - -

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1	_	1 1	_	_	_	*	*	*	_	*
DEC DEC	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	_ _	_	_	_ _	_	*	*	*	_	*
INCW INCW	ear eam	2 2+	2 3+ (a)	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	-	_	_	_	*	*	*	_	*
DECW DECW	ear eam	2 2+	2 3+ (a)	0 2× (c)	word (ear) \leftarrow (ear) -1 word (eam) \leftarrow (eam) -1	_ _	_	<u>-</u>	_ _	_ _	*	*	*	_	*
INCL INCL	ear eam	2 2+	4 5+ (a)	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	-	1 1	_	1 1	_	*	*	*	_	*
DECL DECL	ear eam	2 2+	4 5+ (a)	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	_ _	_	<u>-</u>	_ _	_ _	*	*	*	<u>-</u>	*

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
CMP	Α	1	2	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	0	byte (A) – (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	2+ (a)	(b)	byte (A) – (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2 ′	O´	byte (A) – imm8	_	_	_	_	_	*	*	*	*	_
CMPW	Α	1	2	0	word (AH) – (AL)	_	_	-	_	_	*	*	*	*	_
CMPW	A, ear	2	2	0	word (A) – (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	2+ (a)	(c)	word (A) – (eam)	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	O O	word (A) – imm16	_	_	_	_	_	*	*	*	*	-
CMPL		2	3	0	long (A) – (ear)	_	_	١	_	-	*	*	*	*	_
CMPL	A, eam	2+	4+ (a)	(d)	long (A) – (eam)	_	_	_	_	_	*	*	*	*	_
CMPL	A, #imm32	5	3	0	long (A) – imm32	_	_	_	_	_	*	*	*	*	_

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 12 Unsigned Multiplication and Division Instructions (Word/Long Word) [11 Instructions]

Mnem	nonic	#	~	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	word (AH) /byte (AL)	_	_	-	-	-	-	_	*	*	-
DIVU	A, ear	2	*2	0	Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	_	_	_	-	_	_	_	*	*	-
DIVU	A, eam	2+	*3	*6	word (A)/byte (eam)	_	_	_	_	_	_	_	*	*	-
DIVUW	A, ear	2	*4	0	Quotient → byte (A) Remainder → byte (eam) long (A)/word (ear)	_	_	_	-	_	_	_	*	*	_
DIVUW	A, eam	2+	*5	*7	Quotient → word (A) Remainder → word (ear) long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	_	_	_	-	_	_	_	*	*	-
NALII I	۸	4			, ,										
MULU MULU	A A cor	2	*8	0	byte (AH) \times byte (AL) \rightarrow word (A) byte (A) \times byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear A, eam	2+	*9 *10	(b)	byte (A) \times byte (ear) \rightarrow word (A)	_	_	_	_	_	_		_	_	
MULUW	,	1	*10	0	word (AH) \times word (AL) \rightarrow long (A)	_	_	_	_	_	_		_	_	_
		2	*12	Ö	word (A) \times word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW	A, eam	2+	*13	(c)	word $(A) \times word (eam) \rightarrow long (A)$	_	_	_	-	_	_	_	-	_	-

For an explanation of "(b)" and "(c), refer to Table 5, "Correction Values for Number of Cycle Used to Calculate Number of Actual Cycles."

- *1: 3 when dividing into zero, 6 when an overflow occurs, and 14 normally.
- *2: 3 when dividing into zero, 5 when an overflow occurs, and 13 normally.
- *3: 5 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 17 + (a) normally.
- *4: 3 when dividing into zero, 5 when an overflow occurs, and 21 normally.
- *5: 4 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 25 + (a) normally.
- *6: (b) when dividing into zero or when an overflow occurs, and $2 \times (b)$ normally.
- *7: (c) when dividing into zero or when an overflow occurs, and $2 \times$ (c) normally.
- *8: 3 when byte (AH) is zero, and 7 when byte (AH) is not 0.
- *9: 3 when byte (ear) is zero, and 7 when byte (ear) is not 0.
- *10: 4 + (a) when byte (eam) is zero, and 8 + (a) when byte (eam) is not 0.
- *11: 3 when word (AH) is zero, and 11 when word (AH) is not 0.
- *12: 3 when word (ear) is zero, and 11 when word (ear) is not 0.
- *13: 4 + (a) when word (eam) is zero, and 12 + (a) when word (eam) is not 0.

Table 13 Signed Multiplication and Division Instructions (Word/Long Word) [11 Insturctions]

Mner	nonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
DIV	Α	2	*1	0	word (AH) /byte (AL)	Ζ	_	_	_	_	_	_	*	*	_
DIV	A, ear	2	*2	0	Quotient → byte (AL) Remainder → byte (AH) word (A)/byte (ear)	Z	-	_	_	_	_	_	*	*	_
DIV	A, eam	2+	*3	*6	Quotient → byte (A) Remainder → byte (ear) word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	-	-	_	_	-	_	*	*	_
DIVW	A, ear	2	*4	0	long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	_	_	-	_	_	_	_	*	*	_
DIVW	A, eam	2+	*5	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	_	-	-	_	_	-	_	*	*	_
MUL	Α	2	*8	0	byte (AH) \times byte (AL) \rightarrow word (A)	_	-	_	_	_	-	_	_	_	_
MUL	A, ear	2	*9	0	byte $(A) \times$ byte $(ear) \rightarrow$ word (A)	_	_	_	_	_	_	_	_	_	_
MUL	A, eam	2+	*10	(b)	byte (A) \times byte (eam) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULW	Α	2	*11	0	word (AH) \times word (AL) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULW	,	2	*12	0	word (A) \times word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULW	A, eam	2+	*13	(b)	word $(A) \times word (eam) \rightarrow long (A)$	_	-	-	-	_	-	_	_	-	_

For an explanation of "(b)" and "(c)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

- *1: 3 when dividing into zero, 8 or 18 when an overflow occurs, and 18 normally.
- *2: 3 when dividing into zero, 10 or 21 when an overflow occurs, and 22 normally.
- *3: 4 + (a) when dividing into zero, 11 + (a) or 22 + (a) when an overflow occurs, and 23 + (a) normally.
- *4: When the dividend is positive: 4 when dividing into zero, 10 or 29 when an overflow occurs, and 30 normally. When the dividend is negative: 4 when dividing into zero, 11 or 30 when an overflow occurs, and 31 normally.
- *5: When the dividend is positive: 4 + (a) when dividing into zero, 11 + (a) or 30 + (a) when an overflow occurs, and 31 + (a) normally.
 - When the dividend is negative: 4 + (a) when dividing into zero, 12 + (a) or 31 + (a) when an overflow occurs, and 32 + (a) normally.
- *6: (b) when dividing into zero or when an overflow occurs, and $2 \times$ (b) normally.
- *7: (c) when dividing into zero or when an overflow occurs, and $2 \times$ (c) normally.
- *8: 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10: 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.
- *11: 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Note: Which of the two values given for the number of execution cycles applies when an overflow error occurs in a DIV or DIVW instruction depends on whether the overflow was detected before or after the operation.

Table 14 Logical 1 Instructions (Byte, Word) [39 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 (b) 0 2× (b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)	- - - -	_ _ _ _	 - - -	 	_ _ _ _	* * * * *	* * * * *	R R R R	- - - -	_ _ _ * *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3+ (a) 3 3+ (a)	0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)	- - - -	_ _ _ _			_ _ _ _	* * * * *	* * * * *	RRRRR	- - - -	- - * *
XOR XOR XOR XOR XOR NOT NOT	A, #imm8 A, ear A, eam ear, A eam, A A ear eam	2 2 2+ 2 2+ 1 2 2+	2 3+ (a) 3 3+ (a) 2 2 3+ (a)	0 7	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A) byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	- - - - -					* * * * * * * *	* * * * * * *	R R R R R R R		- - * * - *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	- - - -		1 1 1 1 1	1 1 1 1 1		* * * * * * *	* * * * * *	RRRRRR	- - - -	- - - - * *
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - - -		11111	11111		* * * * * *	* * * * * *	RRRRRR	_ _ _ _ _	_ _ _ _ *
XORW XORW XORW	A, #imm16 A, ear A, eam ear, A eam, A A	1 3 2 2+ 2 2+ 1 2 2+	2 2 2 3+ (a) 3 3+ (a) 2 2 3+ (a)	0	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A) word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	- - - - - -					* * * * * * * *	* * * * * * * *	RRRRRRRRR		- - - * * *

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
ANDL ANDL	A, ear A, eam	2 2+	5 6+ (a)	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	_	_	_	_ _	*	*	R R		1 1
ORL ORL	A, ear A, eam	2 2+	5 6+ (a)	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_ _	_ _	1 1	_ _		*	*	R R	1 1	_ _
XORL XORL	A, ear A, eam	2 2+	5 6+ (a)	0 (d)	long (A) \leftarrow (A) xor (ear) long (A) \leftarrow (A) xor (eam)	_ _	_ _	1 1	_ _	1 1	*	*	R R	1 1	_ _

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
NEG	А	1	2	0	byte (A) \leftarrow 0 – (A)	Х	-	-	_	-	*	*	*	*	-
NEG NEG	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) \leftarrow 0 - (ear) byte (eam) \leftarrow 0 - (eam)	_ _	_	_	_ _	_	*	*	*	*	*
NEGW	Α	1	2	0	word (A) \leftarrow 0 – (A)	_	-	-	_	-	*	*	*	*	-
NEGW NEGW		2 2+	2 3+ (a)		word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	_ _	_ _	_	_ _	_ _	*	*	*	*	*

For an explanation of "(a)", "(b)" and "(c)" and refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 17 Absolute Value Instructions (Byte/Word/Long Word) [3 Insturctions]

Mnemonic	#	~	В	Operation	LH	АН	I	s	T	N	Z	٧	С	RMW
ABS A	2	2	0	byte (A) ← absolute value (A)	Z	-	_	_	_	*	*	*	_	_
ABSW A	2	2	0	word (A) ← absolute value (A)	_	_	_	_	_	*	*	*	_	_
ABSL A	2	4	0	long $(A) \leftarrow$ absolute value (A)	_	_	-	_	_	*	*	*	_	_

Table 18 Normalize Instructions (Long Word) [1 Instruction]

Mnemonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	C	RMW
NRML A, R0	2	*	0	long (A) ← Shifts to the position at which "1" was set first byte (R0) ← current shift count	-	1	-	-	*	_	-	-	-	_

^{*:5} when the contents of the accumulator are all zeroes, 5 + (R0) in all other cases.

Table 19 Shift Instructions (Byte/Word/Long Word) [27 Instructions]

Mnemonio	С	#	~	В	Operation	LH	ΑН	I	s	Т	N	Z	٧	С	RMW
RORC A		2	2	0	byte (A) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	_
ROLC A		2	2	0	byte (A) ← Left rotation with carry	_	_	-	_	_	*	*	_	*	_
RORC ear		2	2	0	byte (ear) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	*
RORC eam	1	2+	3+ (a)	2× (b)	byte (eam) ← Right rotation with carry	-	_	_	_	_	*	*	_	*	*
ROLC ear		2	2	0	byte (ear) ← Left rotation with carry	_	_	_	_	_	*	*	_	*	*
ROLC eam		2+	3+ (a)	2× (b)	byte (eam) \leftarrow Left rotation with carry	_	_	_	_	_	*	*	_	*	*
ASR A, RO		2	*1	0	byte (A) \leftarrow Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, RO		2	*1	0	byte (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSL A, RO)	2	*1	0	byte (A) ← Logical left barrel shift (A, R0)	_	_	_	_	_	*	*	_	*	_
ASR A, #im	ım8	3	*3	0	byte (A) ← Arithmetic right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSR A, #im	ım8	3	*3	0	byte (A) \leftarrow Logical right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSL A, #im	ım8	3	*3	0	byte (A) \leftarrow Logical left barrel shift (A, imm8)	_	_	_	_	_	*	*	_	*	_
ASRW A		1	2	0	word (A) ← Arithmetic right shift (A, 1 bit)	-	_	_	_	*	*	*	_	*	_
LSRW A/SHRV		1	2	0	word (A) ← Logical right shift (A, 1 bit)	_	_	_	_	*	R	*	_	*	_
LSLW A/SHLW	/ A	1	2	0	word (A) ← Logical left shift (A, 1 bit)	_	_	_	_	_	*	*	_	*	_
ASRW A, RO		2	*1	0	word (A) \leftarrow Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSRW A, RO)	2	*1	0	word (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSLW A, RO)	2	*1	0	word (A) \leftarrow Logical left barrel shift (A, R0)	-	_	_	_	_	*	*	_	*	_
ASRW A, #im	ım8	3	*3	0	word (A) \leftarrow Arithmetic right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSRW A, #im	m8	3	*3	0	word (A) ← Logical right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSLW A, #im	ım8	3	*3	0	$word \ (A) \leftarrow Logical \ left \ barrel \ shift \ (A, imm8)$	_	_	_	_	_	*	*	_	*	_
ASRL A, RO		2	*2	0	$long (A) \leftarrow Arithmetic right shift (A, R0)$	_	-	_	-	*	*	*	-	*	_
LSRL A, RC		2	*2	0	long (A) \leftarrow Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSLL A, RO)	2	*2	0	long (A) ← Logical left barrel shift (A, R0)	_	-	-	_	_	*	*	_	*	_
ASRL A, #im		3	*4	0	$long (A) \leftarrow Arithmetic right shift (A, imm8)$	_	_	_	_	*	*	*	_	*	_
LSRL A, #im		3	*4	0	$long (A) \leftarrow Logical \ right \ barrel \ shift (A, imm8)$	_	_	_	-	*	*	*	_	*	_
LSLL A, #im	lm8	3	*4	0	long (A) ← Logical left barrel shift (A, imm8)	_	-	-	-	-	*	*	-	*	_

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 3} when R0 is 0, 3 + (R0) in all other cases.

^{*2: 3} when R0 is 0, 4 + (R0) in all other cases.

^{*3: 3} when imm8 is 0, 3 + (imm8) in all other cases.

^{*4: 3} when imm8 is 0, 4 + (imm8) in all other cases.

Table 20 Branch 1 Instructions [31 Instructions]

Mne	monic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
BZ/BEQ) rel	2	*1	0	Branch when (Z) = 1	_	_	_	_	_	_	_	_	_	_
BNZ/BN	IE rel	2	*1	0	Branch when $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BC/BLC) rel	2	*1	0	Branch when $(C) = 1$	_	_	_	_	_	_	_	_	_	_
BNC/BH	IS rel	2	*1	0	Branch when $(C) = 0$	_	_	_	_	_	_	_	_	_	_
BN	rel	2	*1	0	Branch when $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BP	rel	2	*1	0	Branch when $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BV	rel	2	*1	0	Branch when $(V) = 1$	_	_	_	_	_	_	_	_	_	_
BNV	rel	2	*1	0	Branch when $(V) = 0$	_	_	_	_	_	_	_	_	_	_
BT	rel	2	*1	0	Branch when $(T) = 1$	_	_	_	_	_	_	_	_	_	_
BNT	rel	2	*1	0	Branch when $(T) = 0$	_	_	_	_	_	_	_	_	_	_
BLT	rel	2	*1	0	Branch when (V) xor $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BGE	rel	2	*1	0	Branch when (V) xor $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BLE	rel	2	*1	0	((V) xor(N)) or(Z) = 1	_	_	_	_	_	_	_	_	_	_
BGT	rel	2	*1	0	((V) xor(N)) or(Z) = 0	_	_	_	_	_	_	_	_	_	_
BLS	rel	2	*1	0	Branch when (C) or (Z) = 1	_	_	_	_	_	_	_	_	_	_
BHI	rel	2	*1	0	Branch when (C) or $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BRA	rel	2	*1	0	Branch unconditionally	_	_	_	_	_	_	_	_	_	_
JMP	@A	1	2	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP	addr16	3	2	0	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
JMP	@ear	2	3	0	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
JMP	@eam	2+	4+ (a)	(c)	word (PC) ← (eam)	_	_	_	_	_	_	_	_	_	_
JMPP	@ear *3	2	3	O	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	_	_	_	_	_	_	_	_	_
JMPP	@eam *3	2+	4+ (a)	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	_	_	_	_	_	_	_	_	_
JMPP	addr24	4	3	`o´	word (PC) ← ad24 0 to 15	_	_	_	_	_	_	_	_	_	_
					(PCB) ← ad24 16 to 23										
CALL	@ear *4	2	4	(c)	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
CALL	@eam *4	2+	5+ (a)	2× (c)	word (PC) ← (eam)	_	_	_	_	_	_	_	_	_	_
CALL	addr16 *5	3	5	(c)	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
	#vct4 *5	1	5	2× (c)	Vector call linstruction	_	_	_	_	_	_	_	_	_	_
	@ear *6	2	7	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	_	_	_	_	_	_	_	_	_
]				. ,	(PCB) ← (ear) 16 to 23										
CALLP	@eam *6	2+	8+ (a)	*2	word (PC) \leftarrow (eam) 0 to 15,	_	_	_	_	_	_	_	_	_	_
			, ,		(PCB) ← (eam) 16 to 23										
CALLP	addr24 *7	4	7	2× (c)	word (PC) ← addr 0 to 15, (PCB) ← addr 16 to 23	_	_	_	_	_	-	_	-	_	_

For an explanation of "(a)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 3} when branching, 2 when not branching.

^{*2:} $3 \times (c) + (b)$

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: Read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: Read (long word) branch address.

^{*7:} Save (long word) to stack.

Table 21 Branch 2 Instructions [20 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
CBNE A, #imm8, rel	3	*1	0	Branch when byte (A) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE A, #imm16, rel	4	*1	0	Branch when byte (A) ≠ imm16	_	_	_	_	_	*	*	*	*	_
CBNE ear, #imm8, rel	4	*1	0	Branch when byte (ear) ≠ imm8		_				*	*	*	*	
CBNE ean, #imm8, rel	4 4+	*3 *1	(b)	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE ear, #imm16, rel	5	*3	(0)	Branch when word (ear) ≠ imm16	_	_	_	_	_	*	*	*	*	_
CWBNE ean, #imm16, rel		Ü	_	Branch when word (ear) ≠ imm16	_	_	_	_	_	*	*	*	*	_
CVVDINE earn, #Immio, rei	5+	*2	(c)	Branch when word (earn) ≠ imm to	_	_	_	_	_					_
DBNZ ear, rel	3	*4	0	Branch when byte (ear) = $(ear) - 1$, and $(ear) \neq 0$	-	-	-	-	_	*	*	*	_	_
DBNZ eam, rel	3+	*2	2× (b)	Branch when byte (ear) =	_	_	_	_	_	*	*	*	_	*
				$(eam) - 1$, and $(eam) \neq 0$										
DWBNZ ear, rel	3	*4	0	Branch when word (ear) =	_	-	-	_	_	*	*	*	-	_
DIA/DAIZ	_		٥ ()	(ear) – 1, and (ear) ≠ 0						*	*	*		*
DWBNZ eam, rel	3+	4.4	2× (c)	Branch when word (eam) =	_	_	_	_	_	^	*	*	_	*
		14 12		$(eam) - 1$, and $(eam) \neq 0$										
INT #vct8	2	13	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT addr16	3	14		Software interrupt	_	_	R	Š	_	_	_	_	_	_
INTP addr24	4	9		Software interrupt	_	_	R	S	_	_	_	_	_	_
INT9	1	11		Software interrupt	_	_	R	Š	_	_	_	_	_	_
RETI	1			Return from interrupt	_	_	*	*	*	*	*	*	*	_
RETIQ *6	2	6	*5	Return from interrupt	_	_	*	*	*	*	*	*	*	_
LINK #imm8	2		(c)	At constant entry, save old	-	-	-	-	_	_	_	-	-	_
		5		frame pointer to stack, set new frame pointer, and										
				allocate local pointer area										
UNLINK	1		(c)	At constant entry, retrieve old	_	_	_	_	_	_	_	_	_	_
		4		frame pointer from stack.										
		5		-										
RET *7	1		(c)	Return from subroutine	_	_	_	_	_	_	_	_	_	_
RETP *8	1		(d)	Return from subroutine	_	_	_	_	_	_	-	_	_	-

For an explanation of "(b)", "(c)" and "(d)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 4} when branching, 3 when not branching

^{*2: 5} when branching, 4 when not branching

^{*3: 5 + (}a) when branching, 4 + (a) when not branching

^{*4: 6 + (}a) when branching, 5 + (a) when not branching

^{*5:} $3 \times (b) + 2 \times (c)$ when an interrupt request is generated, $6 \times (c)$ when returning from the interrupt.

^{*6:} High-speed interrupt return instruction. When an interrupt request is detected during this instruction, the instruction branches to the interrupt vector without performing stack operations when the interrupt is generated.

^{*7:} Return from stack (word)

^{*8:} Return from stack (long word)

Table 22 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	s	Т	N	Z	V	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rlst	1 1 1 2	3 3 3 *3	(C) (C) (C) *4	$\begin{array}{l} word \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (A) \\ word \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (AH) \\ word \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (PS) \\ (SP) \leftarrow (SP) - 2n, \ ((SP)) \leftarrow (rlst) \end{array}$	_ _ _ _	_ _ _ _	1 1 1 1	1 1 1 1	_ _ _ _	- - -	_ _ _ _	_ _ _	_ _ _ _	- - -
POPW A POPW AH POPW PS POPW rlst	1 1 1 2	3 3 *2	(C) (C) (C) *4	$\begin{aligned} & \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) \end{aligned}$		* - -	*	*	- * -	- * -	_ - * _	- * -	- * -	- - -
JCTX @A	1	9	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
AND CCR, #imm8 OR CCR, #imm8		3	0 0	byte (CCR) ← (CCR) and imm8 byte (CCR) ← (CCR) or imm8	_	_ _	*	*	*	*	*	*	*	_ _
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0 0	byte (RP) ← imm8 byte (ILM) ← imm8		_	1 1	1 1	_			_ _	_	_ _
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 2 1+ (a)	0 0 0 0	word (RWi) ← ear word (RWi) ← eam word(A) ← ear word (A) ← eam		- * *	1 1 1 1	1 1 1 1	_ _ _ _			_ _ _	- - -	- - - -
ADDSP #imm8 ADDSP #imm16	2	3	0 0	word (SP) ← ext (imm8) word (SP) ← imm16	- 1	_	1 1	1 1	_		1 1	_ _	_	_ _
MOV A, brgl MOV brg2, A MOV brg2, #imm8	2 2 3	*1 1 2	0 0 0	byte (A) ← (brgl) byte (brg2) ← (A) byte (brg2) ← imm8	Z - -	* -	1 1 1	1 1 1	- - -	* *	* *	_ _ _	_ _ _	- - -
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0 0	No operation Prefix code for AD space access Prefix code for DT space access Prefix code for PC space access Prefix code for SP space access Prefix code for no flag change Prefix code for the common register bank	111111		1 1 1 1 1 1	111111	- - - - -	111111	111111		- - - -	- - - - -
MOVW SPCU, #imm16 MOVW SPCL, #imm16 SETSPC CLRSPC	4 4 2 2	2 2 2 2	0 0 0 0	word (SPCU) ← (imm16) word (SPCL) ← (imm16) Stack check operation enable Stack check operation disable		_ _ _ _	1 1 1 1	1 1 1 1	_ _ _ _			_ _ _ _	_ _ _ _	- - - -
BTSCN A BTSCNSA BTSCNDA	2 2 2	*5 *6 *7	0 0 0	byte (A) \leftarrow position of "1" bit in word (A) byte (A) \leftarrow position of "1" bit in word (A) \times 2 byte (A) \leftarrow position of "1" bit in word (A) \times 4	Z Z Z	_ _ _			- - -	- -	* *	_ _ _	_ _ _	_ _ _

For an explanation of "(a)" and "(c)", refer to Tables 4 and 5.

*1: PCB, ADB, SSB, USB, and SPB: 1 cycle DTB: 2 cycles DPR: 3 cycles

*2: $3 + 4 \times (pop count)$

*3: $3 + 4 \times (push count)$

*4: Pop count \times (c), or push count \times (c)

*5: 3 when AL is 0, 5 when AL is not 0.

*6: 4 when AL is 0, 6 when AL is not 0.

*7: 5 when AL is 0, 7 when AL is not 0.

Table 23 Bit Manipulation Instructions [21 Instructions]

Mr	nemonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
MOVB MOVB MOVB	A, dir:bp A, addr16:bp A, io:bp	3 4 3	3 3 3	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *	- - -	- - -	- - -	* *	* *	- - -	- -	_ _ _
MOVB MOVB MOVB	dir:bp, A addr16:bp, A io:bp, A	3 4 3	4 4 4		bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	- - -	_ _ _	_ _ _	_ _ _	_ _ _	* *	* *	_ _ _	1 1 1	* *
SETB SETB SETB	dir:bp addr16:bp io:bp	3 4 3	4 4 4	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	- - -	_ _ _	_ _ _	_ _ _	_ _ _	_ _ _	1 1 1	_ _ _	1 1 1	* *
CLRB CLRB CLRB	dir:bp addr16:bp io:bp	3 4 3	4 4 4		bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	_ _ _	_ _ _	_ _ _	_ _ _	_ _ _	_ _ _		_ _ _		* *
BBC BBC BBC	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	- - -	_ _ _	- - -	_ _ _	_ _ _	- - -	* *	_ _ _		- - -
BBS BBS BBS	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	_ _ _	_ _ _	_ _ _	_ _ _	_ _ _	_ _ _	* *	_ _ _		- - -
SBBS	addr16:bp, rel	5	*2	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	_	_	*	_	_	*
WBTS	io:bp	3	*3	*4	Wait until (io:bp) b = 1	_	_	_	_	_	_	_	_	_	_
WBTC	io:bp	3	*3	*4	Wait until (io:bp) b = 0	_	_	-	_	_	-	_	_	ı	_

For an explanation of "(b)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 5} when branching, 4 when not branching

^{*2: 7} when condition is satisfied, 6 when not satisfied

^{*3:} Undefined count

^{*4:} Until condition is satisfied

Table 24 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
SWAP	1	3	0	byte (A) 0 to 7 \leftarrow \rightarrow (A) 8 to 15	_	-	_	_	_	_	_	-	_	-
SWAPW	1	2	0	word $(AH) \leftarrow \rightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	Byte code extension	Χ	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	Word code extension	_	Χ	_	_	_	*	*	_	_	_
ZEXT	1	1	0	Byte zero extension	Ζ	_	_	_	_	R	*	_	_	_
ZEXTW	1	2	0	Word zero extension	_	Z	_	-	_	R	*	_	_	_

Table 25 String Instructions [10 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	ı	S	Т	N	Z	V	С	RMW
MOVS/MOVSI	2	*2	*3	Byte transfer @AH+ ← @AL+, counter = RW0	_	_	_	_	_	_	_	_	_	_
MOVSD	2	*2	*3	Byte transfer $@AH-\leftarrow @AL-$, counter = RW0	_	_	-	-	_	_	_	_	-	_
SCEQ/SCEQI	2	*1	*4	Byte retrieval @AH+ - AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*4	Byte retrieval @AH AL, counter = RW0	_	_	-	_	_	*	*	*	*	_
FILS/FILSI	2	5m +3	*5	Byte filling @AH+ ← AL, counter = RW0	_	_	_	_	_	*	*	_	_	_
MOVSW/MOVSWI	2	*2	*6	Word transfer @AH+ ← @AL+, counter = RW0	_	-	_	_	_	_	_	_	_	_
MOVSWD	2	*2	*6	Word transfer $@AH-\leftarrow @AL-$, counter = RW0	_	_	-	-	_	_	_	_	-	_
SCWEQ/SCWEQI	2	*1	*7	Word retrieval @AH+ – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*7	Word retrieval @AHAL, counter = RW0	_	_	-	-	_	*	*	*	*	_
FILSW/FILSWI	2	5m +3	*8	Word filling @AH+ ← AL, counter = RW0	_	_	-	_	_	*	*	_	-	_

m: RW0 value (counter value)

^{*1: 3} when RW0 is 0, 2 + $6 \times$ (RW0) for count out, and 6n + 4 when match occurs

^{*2: 4} when RW0 is 0, 2 + $6 \times$ (RW0) in any other case

^{*3: (}b) × (RW0)

^{*4: (}b) × n

^{*5: (}b) × (RW0)

^{*6: (}c) × (RW0)

^{*7: (}c) × n

^{*8: (}c) × (RW0)

 Table 26
 Multiple Data Transfer Instructions [18 Instructions]

N	I nemonic	#	~	В	Operation	LH	АН	I	s	T	N	Z	٧	С	RMW
MOVM	@A, @RLi, #imm8	3	*1	*3	Multiple data trasfer byte $((A)) \leftarrow ((RLi))$	1	1	ı	_	_	_	1	١	_	-
MOVM	@A, eam, #imm8	3+	*2	*3	Multiple data trasfer byte $((A)) \leftarrow (eam)$	_	_	_	_	_	_	_	_	_	_
MOVM	addr16, @RLi, #imm8	5	*1	*3	Multiple data trasfer byte (addr16) ← ((RLi))	_	_	_	_	_	_	_	_	_	_
MOVM	addr16, eam, #imm8	5+	*2	*3	Multiple data trasfer byte (addr16) ← (eam)	_	_	_	_	_	_	_	_	_	_
MOVMW	@A, @RLi, #imm8	3	*1	*4	Multiple data trasfer word $((A)) \leftarrow ((RLi))$	_	_	_	_	_	_	_	_	_	_
MOVMW	@A, eam, #imm8	3+	*2	*4	Multiple data trasfer word ((A)) \leftarrow (eam)	_	_	_	_	_	_	_	_	_	_
MOVMW	addr16, @RLi, #imm8	5	*1	*4	Multiple data trasfer word (addr16) ← ((RLi))	_	_	_	_	_	_	_	_	_	_
MOVMW	addr16, eam, #imm8	5+	*2	*4	Multiple data trasfer word (addr16) ← (eam)	_	_	_	_	_	_	_	_	_	_
MOVM	@RLi, @A, #imm8	3	*1	*3	Multiple data trasfer byte ((RLi)) \leftarrow ((A))	_	_	_	_	_	_	_	_	_	_
MOVM	eam, @A, #imm8	3+	*2	*3	Multiple data trasfer byte (eam) \leftarrow ((A))	_	_	_	_	_	_	_	_	_	_
MOVM	@RLi, addr16, #imm8	5	*1	*3	Multiple data transfer byte ((RLi)) ← (addr16)	_	_	_	_	_	_	_	_	_	_
MOVM	eam, addr16, #imm8	5+	*2	*3	Multiple data transfer byte (eam) ← (addr16)	_	_	_	_	_	_	_	_	_	_
MOVMW	@RLi, @A, #imm8	3	*1	*4	Multiple data trasfer word ((RLi)) \leftarrow ((A))	_	_	_	_	_	_	_	_	_	_
MOVMW	eam, @A, #imm8	3+	*2	*4	Multiple data trasfer word (eam) \leftarrow ((A))	_	_	_	_	_	_	_	_	_	_
MOVMW	@RLi, addr16, #imm8	5	*1	*4	Multiple data transfer word ((RLi)) ← (addr16)	_	_	_	_	_	_	_	_	_	_
MOVMW	eam, addr16, #imm8	5+	*2	*4	Multiple data transfer word (eam) \leftarrow (addr16)	_	_	_	_	_	_	_	_	_	_
MOVM	bnk: addr16, *5	7	*1	*3	Multiple data transfer	_	_	_	_	_	_	_	_	_	_
	bnk: addr16, #imm8				byte (bnk:addr16) ← (bnk:addr16)										
MOVMW	bnk: addr16, *5	7	*1	*4	Multiple data transfer	_	_	_	_	_	_	_	_	_	_
	bnk: addr16, #imm8				word (bnk:addr16) ← (bnk:addr16)										

^{*1:} $5 + imm8 \times 5$, 256 times when imm8 is zero.

^{*2:} $5 + imm8 \times 5 + (a)$, 256 times when imm8 is zero.

^{*3:} Number of transfers \times (b) \times 2


^{*4:} Number of transfers \times (c) \times 2


^{*5:}The bank register specified by "bnk" is the same as for the MOVS instruction.

■ ORDERING INFORMATION

Model	Package	Remarks
MB90233PFV-XXX MB90234PFV-XXX	100-pin Plastic LQFP (FPT-100P-M05)	
MB90234PFV	100-pin Plastic LQFP (FPT-100P-M05)	Only ES
MB90W234ZFV	100-pin Ceramic SQFP (FPT-100C-C01)	Only ES

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9901

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.