


Available Q2, 1995

Dual 4-Bit Binary Counter


This Device contains a pair of high-speed 4-stage ripple counters. Each half of this device operates a 16 bit binary divider with the last three stages triggered in a ripple fashion. The flip-flops are triggered by a High-to-Low transition of the clock inputs. Each half of each circuit has Reset input which responds to a High signal by forcing all four outputs to LOW state.

- **Output Drive Capability:** 10 LSTTL Loads
- **Outputs Directly Interface to CMOS, NMOS, and TTL**
- **Operating Voltage Range:** 2 to 6 V
- **Low Input Current:** 1 μ A
- **DC, AC parameters guaranteed from -55°C to 125°C**



DV74HC393



N Suffix
Plastic DIP
AVG-001 Case



D Suffix
Plastic SOP
AVG-002 Case



TRUTH TABLE				
Count	Outputs			
	Q ₃	Q ₂	Q ₁	Q ₀
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

H=High Level Logic
L=Low Level Logic

ABSOLUTE MAXIMUM RATINGS

Maximum ratings are those values beyond which damage to the device may occur.

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	± 20	mA
I _{OUT}	DC Output Current, per Pin	± 25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	± 50	mA
P _D	Power Dissipation in Still Air, Plastic DIP SOP Package	750 500	mW
T _{STG}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1mm from Case for 10 Seconds	260	°C

GUARANTEED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Ambient Temperature	-55	+125	°C
t _r , t _f	Input Rise and Fall Time: HC: V _{CC} =2.0V HCT: V _{CC} =5.5V / HC: V _{CC} =4.5V HC: V _{CC} =6.0V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	V _{CC} V	Guaranteed Limits			Unit
				25°C to -55°C	≤85°C	≤125°C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} = 0.1 V, I _{OUT} ≤ 20 μA or V _{OUT} = V _{CC} - 0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{OUT} = 0.1 V, I _{OUT} ≤ 20 μA or V _{OUT} = V _{CC} - 0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
V _{OH}	Minimum High-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{IN} = V _{IH} or V _{IL} , I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{IN} = V _{IH} or V _{IL} , I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	V
I _{IN}	Maximum Input Leakage Current	V _{IN} = V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μA
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND, I _{OUT} = 0 μA (Per Package)	6.0	8.0	80	160	μA

AC ELECTRICAL CHARACTERISTICS over full operating conditions ($C_L=50$ pF, Input $t_r=t_f=6$ ns)


Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			25°C to -55°C	≤85°C	≤125°C	
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	2.0 4.5 6.0	5.4 27 32	4.4 22 26	3.6 18 21	MHz
t _{PLH} t _{PHL}	Maximum Propagation Delay Time, Clock to Q1	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
t _{PLH} t _{PHL}	Maximum Propagation Delay Clock to Q2	2.0 4.5 6.0	190 38 32	240 48 41	285 57 48	ns
t _{PLH} t _{PHL}	Maximum Propagation Delay Clock to Q3	2.0 4.5 6.0	240 48 41	300 60 51	360 72 61	ns
t _{PLH} t _{PHL}	Maximum Propagation Delay Clock to Q4	2.0 4.5 6.0	290 58 49	365 73 62	435 87 74	ns
t _{PHL}	Maximum Propagation Delay Reset to any Q	2.0 4.5 6.0	165 33 28	205 41 62	250 50 43	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time Any Output	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{IN}	Maximum Input Capacitance	—	10	10	10	pF

CPD	Power Dissipation Capacitance (Per Gate) Used to determine the no-load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	Typical @ 25°C. V _{CC} = 5.0 V	pF
		40	

TIMING REQUIREMENTS (Input $t_r=t_f=6.0$ ns)

Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			25°C to -55°C	≤85°C	≤125°C	
t _{rec}	Minimum Recovery Time Rest Inactive to Clock	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
t _w	Minimum Pulse Width Clock	2.0 4.5 6.0	80 60 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width Reset	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns

SWITCHING WAVEFORMS



Input and Output Threshold Voltage, $V_T=50\%$ V_{CC}
V_H=V_{CC}