## FEATURES

## 16-bit resolution with no missing codes

## Throughput: 100 kSPS

## INL: $\pm 1$ LSB typ, $\pm 3$ LSB max

True differential analog input range: $\pm \mathrm{V}_{\text {REF }}$
0 V to $\mathrm{V}_{\text {ReF }}$ with $\mathrm{V}_{\text {ref }}$ up to VDD on both inputs
Single-supply operation: 2.7 V to 5.5 V
Serial interface SPI- ${ }^{\circledR}$ /QSPI- ${ }^{\mathrm{mm}} / \mathrm{MICROWIRE}^{-r m} /$ DSP-compatible
Power Dissipation : 4 mW @ 5 V, 1.5 mW @ 2.7 V ,
$150 \mu \mathrm{~W}$ @ $2.7 \mathrm{~V} / 10 \mathrm{kSPS}$

## Standby current: 1 nA

8-lead MSOP package

## APPLICATIONS

## Battery-powered equipment

## Data acquisition

Instrumentation
Medical instruments
Process control

## APPLICATION DIAGRAM



Figure 1.

Table 1. MSOP, QFN (LFCSP)/SOT-23, 16-Bit PulSAR ADCs

| Type | $\mathbf{1 0 0} \mathbf{k S P S}$ | $\mathbf{2 5 0}$ kSPS | $\mathbf{5 0 0}$ kSPS |
| :--- | :--- | :--- | :--- |
| True Differential | AD7684 | AD7687 | AD7688 |
| Pseudo <br> Differential/Unipolar <br> Unipolar | AD7683 | AD7685 | AD7686 |
|  | AD7680 | AD7694 |  |

circuit. On the $\overline{\mathrm{CS}}$ falling edge, it samples the voltage difference between + IN and $-I N$ pins. The reference voltage, REF, is applied externally and can be set up to the supply voltage. Its power scales linearly with throughput.

The AD7684 is housed in an 8-lead MSOP package, with an operating temperature specified from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## TABLE OF CONTENTS

Specifications. ..... 3
Timing Specifications .....  5
Absolute Maximum Ratings .....  .6
ESD Caution. .....  6
Pin Configuration and Function Descriptions. .....  7
Terminology .....  8
Typical Performance Characteristics .....  9
Application Information. ..... 12
Circuit Information ..... 12
Converter Operation ..... 12
Transfer Functions ..... 12
Typical Connection Diagram ..... 13
Analog Input ..... 13
Driver Amplifier Choice ..... 13
Voltage Reference Input ..... 14
Power Supply ..... 14
Digital Interface ..... 14
Layout ..... 14
Evaluating the AD7684's Performance ..... 14
Outline Dimensions ..... 15
Ordering Guide ..... 15

## REVISION HISTORY

## 10/04—Initial Version: Revision 0

## SPECIFICATIONS

$\mathrm{VDD}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=\mathrm{VDD} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 16 |  |  | Bits |
| ANALOG INPUT Voltage Range Absolute Input Voltage Analog Input CMRR Leakage Current at $25^{\circ} \mathrm{C}$ Input Impedance | $\begin{aligned} & +\mathrm{IN}-(-\mathrm{IN}) \\ & +\mathrm{IN},-\mathrm{IN} \\ & \mathrm{f}_{\mathrm{IN}}=100 \mathrm{kHz} \end{aligned}$ <br> Acquisition phase | $\begin{aligned} & -V_{\text {REF }} \\ & -0.1 \end{aligned}$ | 65 1 nalog | $\begin{aligned} & +V_{\text {REF }} \\ & \text { VDD }+0.1 \end{aligned}$ <br> section. | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~dB} \\ & \mathrm{nA} \end{aligned}$ |
| THROUGHPUT SPEED <br> Complete Cycle Throughput Rate DCLOCK Frequency |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 100 \\ & 2.9 \end{aligned}$ | $\mu \mathrm{S}$ <br> kSPS <br> MHz |
| REFERENCE Voltage Range Load Current | $100 \mathrm{kSPS}, \mathrm{V}_{+ \text {IN }}=\mathrm{V}_{- \text {IN }}=\mathrm{V}_{\text {ReF }} / 2=2.5 \mathrm{~V}$ | 0.5 | 50 | VDD +0.3 | $\begin{aligned} & \mathrm{V} \\ & \mu \mathrm{~A} \end{aligned}$ |
| DIGITAL INPUTS <br> Logic Levels <br> VII <br> $\mathrm{V}_{\mathrm{IH}}$ <br> IIL <br> $\mathrm{I}_{\mathrm{H}}$ <br> Input Capacitance |  | $\begin{aligned} & -0.3 \\ & 0.7 \times \mathrm{VDD} \\ & -1 \\ & -1 \end{aligned}$ | 5 | $\begin{aligned} & 0.3 \times \mathrm{VDD} \\ & \mathrm{VDD}+0.3 \\ & +1 \\ & +1 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> pF |
| DIGITAL OUTPUTS <br> Data Format <br> Voн <br> Vol | $\begin{aligned} & \text { Isource }=-500 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SINK }}=+500 \mu \mathrm{~A} \end{aligned}$ | Serial 16 Bits Twos Complement.$\text { VDD - } 0.3$$0.4$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLIES <br> VDD <br> VDD Range ${ }^{1}$ <br> Operating Current <br> Standby Current ${ }^{2,3}$ <br> Power Dissipation | Specified performance <br> 100 kSPS throughput $\begin{aligned} \mathrm{VDD} & =5 \mathrm{~V} \\ \mathrm{VDD} & =2.7 \mathrm{~V} \\ \mathrm{VDD} & =5 \mathrm{~V}, 25^{\circ} \mathrm{C} \\ \mathrm{VDD} & =5 \mathrm{~V} \\ \mathrm{VDD} & =2.7 \mathrm{~V} \\ \mathrm{VDD} & =2.7 \mathrm{~V}, 10 \mathrm{kSPS} \text { throughput } \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 2.0 \end{aligned}$ | 800 <br> 560 <br> 1 <br> 4 <br> 1.5 $150$ | $\begin{aligned} & 5.5 \\ & 5.5 \\ & \\ & 50 \\ & 6 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA <br> mW <br> mW <br> $\mu \mathrm{W}$ |
| TEMPERATURE RANGE Specified Performance | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

[^0]
## AD7684

$\mathrm{VDD}=5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=\mathrm{VDD} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY <br> No Missing Codes Integral Linearity Error Transition Noise Gain Error ${ }^{1}, \mathrm{~T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ Gain Error Temperature Drift Zero Error, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ Zero Temperature Drift Power Supply Sensitivity | $\mathrm{VDD}=5 \mathrm{~V} \pm 5 \%$ | $\begin{aligned} & 16 \\ & -3 \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & 0.5 \\ & \pm 2 \\ & \pm 0.3 \\ & \pm 0.4 \\ & \pm 0.3 \\ & \pm 0.05 \end{aligned}$ | +3 <br> $\pm 15$ $\pm 1.6$ | Bits <br> LSB <br> LSB <br> LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> mV <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> LSB |
| AC ACCURACY <br> Signal-to-Noise <br> Spurious-Free Dynamic Range <br> Total Harmonic Distortion <br> Signal-to-(Noise + Distortion) <br> Effective Number of Bits | $\begin{aligned} & f_{\text {fiN }}=1 \mathrm{kHz} \\ & \mathrm{fin}_{\mathrm{IN}}=1 \mathrm{kHz} \\ & \mathrm{fiN}_{\mathrm{IN}}=1 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{fi}}=1 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz} \end{aligned}$ | 88 88 | $\begin{aligned} & 91 \\ & -108 \\ & -106 \\ & 91 \\ & 14.8 \end{aligned}$ |  | $\mathrm{dB}^{2}$ <br> dB <br> dB <br> dB <br> Bits |

${ }^{1}$ See the Terminology section. These specifications include full temperature range variation, but do not include the error contribution from the external reference.
${ }^{2}$ All specifications in dB are referred to a full-scale input, FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
$\mathrm{VDD}=2.7 \mathrm{~V} ; \mathrm{V}_{\text {Ref }}=2.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |  |  |
| No Missing Codes |  | 16 |  |  | Bits |
| Integral Linearity Error |  | -3 | $\pm 1$ | +3 | LSB |
| Transition Noise |  |  | 0.85 |  | LSB |
| Gain Error ${ }^{1}, \mathrm{~T}_{\text {min }}$ to $\mathrm{T}_{\text {Max }}$ |  |  | $\pm 2$ | $\pm 15$ | LSB |
| Gain Error Temperature Drift |  |  | $\pm 0.3$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Zero Error, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  | $\pm 0.7$ | $\pm 3.5$ |  |
| Zero Temperature Drift |  |  | $\pm 0.3$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Power Supply Sensitivity | $\mathrm{VDD}=2.7 \mathrm{~V} \pm 5 \%$ |  | $\pm 0.05$ |  | LSB |
| AC ACCURACY |  |  |  |  |  |
| Signal-to-Noise | $\mathrm{fin}^{\text {a }}=1 \mathrm{kHz}$ |  | 86 |  | $\mathrm{dB}^{2}$ |
| Spurious-Free Dynamic Range | $\mathrm{fiN}_{\text {I }}=1 \mathrm{kHz}$ |  | -100 |  | dB |
| Total Harmonic Distortion | $\mathrm{fiN}_{\mathrm{IN}}=1 \mathrm{kHz}$ |  | -98 |  | dB |
| Signal-to-(Noise + Distortion) | $\mathrm{fiN}_{\mathrm{iN}}=1 \mathrm{kHz}$ |  | 86 |  | dB |
| Effective Number of Bits | $\mathrm{fiN}_{\text {I }}=1 \mathrm{kHz}$ |  | 14 |  | Bits |

[^1]
## TIMING SPECIFICATIONS

$\mathrm{VDD}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 5.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Throughput Rate | tcre |  |  | 100 | kHz |
| $\overline{\text { CS }}$ Falling to DCLOCK Low | tCSD |  |  | 0 | $\mu \mathrm{s}$ |
| $\overline{\text { CS Falling to DCLOCK Rising }}$ | tsucs | 20 |  |  | ns |
| DCLOCK Falling to Data Remains Valid | thdo | 5 | 16 |  | ns |
| $\overline{\text { CS }}$ Rising Edge to Dout High Impedance | $\mathrm{t}_{\text {DIS }}$ |  | 14 | 100 | ns |
| DCLOCK Falling to Data Valid | $\mathrm{t}_{\mathrm{E}}$ |  | 16 | 50 | ns |
| Acquisition Time | tace | 400 |  |  | ns |
| Dout Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  | 11 | 25 | ns |
| Dout Rise Time | $\mathrm{t}_{\mathrm{R}}$ |  | 11 | 25 | ns |



NOTE: Dout GOES LOW ON THE DCLOCK FALLING EDGE FOLLOWING THE LSB READING.

Figure 2. Serial Interface Timing

## AD7684

## ABSOLUTE MAXIMUM RATINGS

Table 6.

| Parameter | Rating |
| :---: | :---: |
| Analog Inputs |  |
| $+\mathrm{IN}^{1},-\mathrm{IN}{ }^{1}$ | $\begin{aligned} & \text { GND }-0.3 \mathrm{~V} \text { to } \mathrm{VDD}+0.3 \mathrm{~V} \\ & \text { or } \pm 130 \mathrm{~mA} \end{aligned}$ |
| REF | GND - 0.3 V to VDD + 0.3 V |
| Supply Voltages |  |
| VDD to GND | -0.3 V to +6 V |
| Digital Inputs to GND | -0.3 V to VDD +0.3 V |
| Digital Outputs to GND | -0.3 V to VDD +0.3 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ Thermal Impedance | $200^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {jc }}$ Thermal Impedance | $44^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature Range |  |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
${ }^{1}$ See the Analog Input section.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Figure 3. Load Circuit for Digital Interface Timing


Figure 4. Voltage Reference Levels for Timing


Figure 5. Dout Rise and Fall Timing

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 6. 8-Lead MSOP Pin Configuration

Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Type $^{1}$ | Function |
| :--- | :--- | :--- | :--- |
| 1 | REF | AI | Reference Input Voltage. The REF range is from 0.5 V to VDD. It is referred to the GND pin. This pin should <br> be decoupled closely to the pin with a ceramic capacitor of a few $\mu \mathrm{FF}$. |
| 2 | + IN | AI | Differential Positive Analog Input. <br> 3 |
| IN | AI | Differential Negative Analog Input. |  |
| 4 | GND | P | Power Supply Ground. <br> Chip Select Input. On its falling edge, it initiates the conversions. The part returns in shutdown mode as <br> Soon as the conversion is done. It also enables Dout. When high, Dout is high impedance. |
| 6 | CS | DI | Dout |
| 7 | DCLOCK | DI | Serial Data Output. The conversion result is output on this pin. It is synchronized to SCK. <br> Serial Data Clock Input. |
| 8 | VDD | P | Power Supply. |

[^2]
## AD7684

## TERMINOLOGY

## Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs $1 / 2$ LSB before the first code transition. Positive full scale is defined as a level $11 / 2$ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (see Figure 21).

## Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

## Zero Error

Zero error is the difference between the ideal midscale voltage, i.e., 0 V , and the actual voltage producing the midscale output code, i.e., 0 LSB.

## Gain Error

The first transition (from $100 \ldots 00$ to $100 \ldots 01$ ) should occur at a level $1 / 2$ LSB above the nominal negative full scale ( -4.999924 V for the $\pm 5 \mathrm{~V}$ range). The last transition (from $011 \ldots 10$ to $011 \ldots 11$ ) should occur for an analog voltage $11 / 2$ LSB below the nominal full scale ( 4.999771 V for the $\pm 5 \mathrm{~V}$ range.) The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the idea levels.

## Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels ( dB ), between the rms amplitude of the input signal and the peak spurious signal.

## Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ by the following formula

$$
E N O B=\left(S /[N+D]_{d B}-1.76\right) / 6.02
$$

and is expressed in bits.

## Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in dB.

## Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in dB .

## Signal-to-(Noise + Distortion) Ratio (S/[N+D])

$\mathrm{S} /(\mathrm{N}+\mathrm{D})$ is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ is expressed in dB .

## Aperture Delay

Aperture delay is a measure of the acquisition performance and is the time between the falling edge of the $\overline{\mathrm{CS}}$ input and when the input signal is held for a conversion.

## Transient Response

Transient response is the time required for the ADC to accurately acquire its input after a full-scale step function was applied.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Integral Nonlinearity vs. Code


Figure 8. Histogram of a DC Input at the Code Center


Figure 9. FFT Plot


Figure 10. Differential Nonlinearity vs. Code


Figure 11. Histogram of a DC Input at the Code Center


Figure 12. FFT Plot


Figure 13. $S N R, S /(N+D)$, and $E N O B$ vs. Reference Voltage


Figure 14. $S /[N+D]$ vs. Frequency


Figure 15. THD, ENOB vs. Frequency


Figure 16. Operating Current vs. Supply


Figure 17. Operating Current vs. Temperature


Figure 18. Power-Down Current vs. Temperature



Figure 19. Offset and Gain Error vs. Temperature

## AD7684

## APPLICATION INFORMATION



Figure 20. ADC Simplified Schematic

## CIRCUIT INFORMATION

The AD7684 is a low power, single-supply, 16-bit ADC using a successive approximation architecture. It is capable of converting 100,000 samples per second ( 100 kSPS ) and powers down between conversions. When operating at 10 kSPS , for example, it consumes typically $150 \mu \mathrm{~W}$ with a 2.7 V supply, ideal for battery-powered applications.

The AD7684 provides the user with an on-chip track-and-hold and does not exhibit any pipeline delay or latency, making it ideal for multiple, multiplexed channel applications.

The AD7684 is specified from 2.7 V to 5.5 V. It is housed in a 8-lead MSOP package.

## CONVERTER OPERATION

The AD7684 is a successive approximation ADC based on a charge redistribution DAC. Figure 20 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary-weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to GND via SW+ and SW-. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the +IN and -IN inputs. When the acquisition phase is complete and the $\overline{\mathrm{CS}}$ input goes low, a conversion phase is initiated. When the conversion phase begins, SW+ and SW- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs, +IN and -IN , captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REF, the comparator input varies by binary-weighted voltage steps ( $\mathrm{V}_{\mathrm{REF}} / 2$, $\mathrm{V}_{\mathrm{ref}} / 4 \ldots . . \mathrm{V}_{\mathrm{ref}} / 65536$ ). The control logic toggles these switches, starting with the MSB, in order to bring the comparator back
into a balanced condition. After the completion of this process, the part returns to the acquisition phase and the control logic generates the ADC output code.

## TRANSFER FUNCTIONS

The ideal transfer function for the AD7684 is shown in Figure 21 and Table 8.


Figure 21. ADC Ideal Transfer Function

Table 8. Output Codes and Ideal Input Voltages

| Description | Analog Input <br> $\mathbf{V}_{\text {REF }}=\mathbf{5} \mathbf{~ V}$ | Digital Output Code Hexa |
| :--- | :--- | :--- |
| FSR - 1 LSB | 4.999847 V | $7 \mathrm{FFF}^{1}$ |
| Midscale + 1 LSB | $152.6 \mu \mathrm{~V}$ | 0001 |
| Midscale | 0 V | 0000 |
| Midscale -1 LSB | $-152.6 \mu \mathrm{~V}$ | FFFF |
| - FSR + 1 LSB | -4.999847 V | 8001 |
| -FSR | -5 V | $8000^{2}$ |

[^3]

NOTE 1：SEE REFERENCE SECTION FOR REFERENCE SELECTION．
NOTE 2：C REF IS USUALLY A 10 $\mu \mathrm{F}$ CERAMIC CAPACITOR（X5R）．
NOTE 3：SEE DRIVER AMPLIFIER CHOICE SECTION．
NOTE 4：OPTIONAL FILTER．SEE ANALOG INPUT SECTION
NOTE 5：SEE DIGITAL INTERFACE FOR MOST CONVENIENT INTERFACE MODE．

## TYPICAL CONNECTION DIAGRAM

Figure 22 shows an example of the recommended application diagram for the AD7684．

## ANALOG INPUT

Figure 23 shows an equivalent circuit of the input structure of the AD7684．The two diodes，D1 and D2，provide ESD protec－ tion for the analog inputs，+ IN and -IN ．Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V ，because this will cause these diodes to become forward－biased and start conducting current．However， these diodes can handle a forward－biased current of 130 mA maximum．For instance，these conditions could eventually occur when the input buffer＇s（U1）supplies are different from VDD．In such a case，an input buffer with a short－circuit current limitation can be used to protect the part．


Figure 23．Equivalent Analog Input Circuit
This analog input structure allows the sampling of the differ－ ential signal between + IN and -IN ．By using this differential input，small signals common to both inputs are rejected．For instance，by using－IN to sense a remote signal ground，ground potential differences between the sensor and the local ADC ground are eliminated．During the acquisition phase，the impe－ dance of the analog input +IN can be modeled as a parallel combination of the capacitor CPIN and the network formed by the series connection of $\mathrm{R}_{\text {IN }}$ and $\mathrm{C}_{\text {IN }}$ ．Cpin is primarily the pin capacitance．R Riv is typically $600 \Omega$ and is a lumped component made up of some serial resistors and the on－resistance of the
switches． $\mathrm{C}_{\mathrm{IN}}$ is typically 30 pF and is mainly the ADC sampling capacitor．During the conversion phase，when the switches are opened，the input impedance is limited to Cpin．Rin and $\mathrm{C}_{\mathrm{In}}$ make a 1－pole，low－pass filter that reduces undesirable aliasing effects and limits the noise．

When the source impedance of the driving circuit is low，the AD7684 can be driven directly．Large source impedances signi－ ficantly affect the ac performance，especially THD．The dc performances are less sensitive to the input impedance．

## DRIVER AMPLIFIER CHOICE

Although the AD7684 is easy to drive，the driver amplifier needs to meet the following requirements：
－The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7684．Note that the AD7684 has a noise much lower than most other 16－bit ADCs and，therefore，can be driven by a noisier op amp while preserving the same or better system performance． The noise coming from the driver is filtered by the AD7684 analog input circuit 1－pole，low－pass filter made by $\mathrm{R}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {IN }}$ or by the external filter，if one is used．
－For ac applications，the driver needs to have a THD performance suitable to that of the AD7684．Figure 15 shows the THD vs．frequency that the driver should exceed．
－For multichannel multiplexed applications，the driver amplifier and the AD7684 analog input circuit must be able to settle for a full－scale step of the capacitor array at a 16－bit level（ $0.0015 \%$ ）．In the amplifier＇s data sheet，settling at $0.1 \%$ to $0.01 \%$ is more commonly specified．This could differ significantly from the settling time at a 16－bit level and should be verified prior to driver selection．

## AD7684

Table 9. Recommended Driver Amplifiers

| Amplifier | Typical Application |
| :--- | :--- |
| AD8021 | Very low noise and high frequency |
| AD8022 | Low noise and high frequency |
| OP184 | Low power, low noise, and low frequency |
| AD8605, AD8615 | 5 V single-supply, low power |
| AD8519 | Small, low power, and low frequency |
| AD8031 | High frequency and low power |

## VOLTAGE REFERENCE INPUT

The AD7684 voltage reference input, REF, has a dynamic input impedance. It should therefore be driven by a low impedance source with efficient decoupling between the REF and GND pins, as explained in the Layout section.

When REF is driven by a very low impedance source (e.g., an unbuffered reference voltage like the low temperature drift ADR43x reference or a reference buffer using the AD8031 or the AD8605), a $10 \mu \mathrm{~F}$ ( $\mathrm{X} 5 \mathrm{R}, 0805$ size) ceramic chip capacitor is appropriate for optimum performance.

If desired, smaller reference decoupling capacitor values down to $2.2 \mu \mathrm{~F}$ can be used with a minimal impact on performance, especially DNL.

## POWER SUPPLY

The AD7684 powers down automatically at the end of each conversion phase and therefore the power scales linearly with the sampling rate, as shown in Figure 24. This makes the part ideal for low sampling rates (even of a few Hz ) and low batterypowered applications.


Figure 24. Operating Current vs. Sampling Rate

## DIGITAL INTERFACE

The AD7684 is compatible with SPI, QSPI, digital hosts, and DSPs (e.g., Blackfin ${ }^{\circ}$ ADSP-BF53x or ADSP-219x). The connection diagram is shown in Figure 25 and the corresponding timing is given in Figure 2.

A falling edge on $\overline{\mathrm{CS}}$ initiates a conversion and the data transfer. After the fifth DCLOCK falling edge, Dout is enabled and forced low. The data bits are then clocked MSB first by subsequent DCLOCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host also using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time.


Figure 25. Connection Diagram

## LAYOUT

The printed circuit board housing the AD7684 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. The pinout of the AD7684 with all its analog signals on the left side and all its digital signals on the right side eases this task.

Avoid running digital lines under the device because these couple noise onto the die, unless a ground plane under the AD7684 is used as a shield. Fast switching signals, such as $\overline{\mathrm{CS}}$ or clocks, should never run near analog signal paths. Crossover of digital and analog signals should be avoided.

At least one ground plane should be used. It could be common or split between the digital and analog section. In such a case, it should be joined underneath the AD7684.

The AD7684 voltage reference input REF has a dynamic input impedance and should be decoupled with minimal parasitic inductances. This is done by placing the reference decoupling ceramic capacitor close to, and ideally right up against, the REF and GND pins and by connecting these pins with wide, low impedance traces.

Finally, the power supply, VDD, of the AD7684 should be decoupled with a ceramic capacitor, typically 100 nF , and placed close to the AD7684. It should be connected using short and large traces to provide low impedance paths and reduce the effect of glitches on the power supply lines.

## EVALUATING THE AD7684'S PERFORMANCE

Other recommended layouts for the AD7684 are outlined in the evaluation board for the AD7684 (EVAL-AD7684). The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-CONTROL BRD2.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187AA
Figure 26. 8-Lead Micro Small Outline Package [MSOP] (RM-8)
Dimensions Shown in Millimeters

## ORDERING GUIDE

| Models | Integral <br> Nonlinearity | Temperature Range | Package (Option) | Transport Media, <br> Quantity | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD7684BRM | $\pm 3$ LSB max | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSOP (RM-8) | Tube, 50 | C1D |
| AD7684BRMRL7 | $\pm 3 \mathrm{LSB} \max$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSOP (RM-8) | Reel, 1,000 | C1D |
| EVAL-AD7684CB $^{1}$ |  |  | Evaluation Board |  |  |
| ${\text { EVAL-CONTROL } \text { BRD2 }^{2}}^{\text {EVAL-CONTROL BRD3 }}{ }^{2}$ |  | Controller Board |  |  |  |

[^4]
## AD7684

## NOTES


[^0]:    ${ }^{1}$ See the Typical Performance Characteristics section for more information.
    ${ }^{2}$ With all digital inputs forced to VDD or GND, as required.
    ${ }^{3}$ During acquisition phase.

[^1]:    ${ }^{1}$ See the Terminology section. These specifications do include full temperature range variation, but do not include the error contribution from the external reference.
    ${ }^{2}$ All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

[^2]:    ${ }^{1} \mathrm{Al}=$ Analog Input; $\mathrm{DI}=$ Digital Input; DO = Digital Output; and $\mathrm{P}=$ Power.

[^3]:    ${ }^{1}$ This is also the code for an overranged analog input $\left(\mathrm{V}_{+1 \mathrm{~N}}-\mathrm{V}_{-1 \mathrm{~N}}\right.$ above
    $V_{\text {ref }}-V_{\text {gnd }}$ ).
    ${ }^{2}$ This is also the code for an underranged analog input ( $\mathrm{V}_{+ \text {IN }}-\mathrm{V}_{\text {-IN }}$ below $-\mathrm{V}_{\text {REF }}$ $+\mathrm{V}_{\mathrm{Gn}}$ ).

[^4]:    ${ }^{1}$ This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRDx for evaluation/demonstration purposes.
    ${ }^{2}$ These boards allow a PC to control and communicate with all Analog Devices' evaluation boards ending in the CB designators.

