

# 1-Mbit (128 K × 8) Serial (I<sup>2</sup>C) nvSRAM

## Features

- 1-Mbit nonvolatile static random access memory (nvSRAM)
  - Internally organized as 128 K × 8
  - STORE to QuantumTrap nonvolatile elements initiated automatically on power-down (AutoStore) or by using I<sup>2</sup>C command (Software STORE) or HSB pin (Hardware STORE)
  - RECALL to SRAM initiated on power-up (Power-Up RECALL) or by I<sup>2</sup>C command (Software RECALL)
  - Automatic STORE on power-down with a small capacitor (except for CY14X101J1)
- High reliability
  - Infinite read, write, and RECALL cycles
  - 1 million STORE cycles to QuantumTrap
  - Data retention: 20 years at 85 °C
- High speed I<sup>2</sup>C interface
  - Industry standard 100 kHz and 400 kHz speed
  - Fast-mode Plus: 1 MHz speed
  - High speed: 3.4 MHz
  - Zero cycle delay reads and writes
- Write protection
  - Hardware protection using Write Protect (WP) pin
  - Software block protection for 1/4, 1/2, or entire array
- I<sup>2</sup>C access to special functions
  - Nonvolatile STORE/RECALL
  - 8 byte serial number
  - Manufacturer ID and Product ID
  - Sleep mode
- Low power consumption
  - Average active current of 1 mA at 3.4 MHz operation
  - Average standby mode current of 150 μA
  - Sleep mode current of 8 μA

## Industry standard configurations

- Operating voltages:
  - CY14C101J: V<sub>CC</sub> = 2.4 V to 2.6 V
  - CY14B101J: V<sub>CC</sub> = 2.7 V to 3.6 V
  - CY14E101J: V<sub>CC</sub> = 4.5 V to 5.5 V
- Industrial temperature
- 8- and 16-pin small outline integrated circuit (SOIC) package
- Restriction of hazardous substances (RoHS) compliant


## Overview

The Cypress CY14C101J/CY14B101J/CY14E101J combines a 1-Mbit nvSRAM<sup>[1]</sup> with a nonvolatile element in each memory cell. The memory is organized as 128 K words of 8 bits each. The embedded nonvolatile elements incorporate the QuantumTrap technology, creating the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while the QuantumTrap cells provide highly reliable nonvolatile storage of data. Data transfers from SRAM to the nonvolatile elements (STORE operation) takes place automatically at power-down (except for CY14X101J1). On power-up, data is restored to the SRAM from the nonvolatile memory (RECALL operation). The STORE and RECALL operations can also be initiated by the user through I<sup>2</sup>C commands.

## Configuration

Feature	CY14X101J1	CY14X101J2	CY14X101J3
AutoStore	No	Yes	Yes
Software STORE	Yes	Yes	Yes
Hardware STORE	No	No	Yes

## Logic Block Diagram



### Note


1. Serial (I<sup>2</sup>C) nvSRAM is referred to as nvSRAM throughout the datasheet.

## Contents


<b>Pinouts</b> .....	<b>3</b>	<b>Serial Number</b> .....	<b>16</b>
<b>Pin Definitions</b> .....	<b>3</b>	Serial Number Write .....	16
<b>I2C Interface</b> .....	<b>4</b>	Serial Number Lock .....	16
<b>Protocol Overview</b> .....	<b>4</b>	Serial Number Read .....	16
I2C Protocol – Data Transfer .....	4	Device ID Read .....	17
<b>Data Validity</b> .....	<b>5</b>	<b>Executing Commands Using Command Register</b> .....	<b>17</b>
<b>START Condition (S)</b> .....	<b>5</b>	<b>Best Practices</b> .....	<b>18</b>
<b>STOP Condition (P)</b> .....	<b>5</b>	<b>Maximum Ratings</b> .....	<b>19</b>
<b>Repeated START (Sr)</b> .....	<b>5</b>	<b>Operating Range</b> .....	<b>19</b>
<b>Byte Format</b> .....	<b>5</b>	<b>DC Electrical Characteristics</b> .....	<b>19</b>
<b>Acknowledge / No-acknowledge</b> .....	<b>5</b>	<b>Data Retention and Endurance</b> .....	<b>20</b>
<b>High-Speed Mode (Hs-mode)</b> .....	<b>6</b>	<b>Thermal Resistance</b> .....	<b>20</b>
Serial Data Format in Hs-mode .....	6	<b>AC Test Conditions</b> .....	<b>21</b>
<b>Slave Device Address</b> .....	<b>7</b>	<b>AC Switching Characteristics</b> .....	<b>22</b>
Memory Slave Device .....	7	<b>nvSRAM Specifications</b> .....	<b>23</b>
Control Registers Slave Device .....	7	<b>Software Controlled STORE/RECALL Cycles</b> .....	<b>24</b>
Memory Control Register .....	8	<b>Hardware STORE Cycle</b> .....	<b>25</b>
Command Register .....	8	<b>Ordering Information</b> .....	<b>26</b>
<b>Write Protection (WP)</b> .....	<b>9</b>	Ordering Code Definitions .....	27
<b>AutoStore Operation</b> .....	<b>9</b>	<b>Package Diagrams</b> .....	<b>28</b>
<b>Hardware STORE and HSB pin Operation</b> .....	<b>9</b>	<b>Acronyms</b> .....	<b>30</b>
Hardware RECALL (Power-Up) .....	9	<b>Document Conventions</b> .....	<b>30</b>
<b>Write Operation</b> .....	<b>10</b>	Units of Measure .....	30
<b>Read Operation</b> .....	<b>10</b>	<b>Document History Page</b> .....	<b>31</b>
<b>Memory Slave Access</b> .....	<b>10</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>32</b>
Write nvSRAM .....	10	Worldwide Sales and Design Support .....	32
Current nvSRAM Read .....	12	Products .....	32
Random Address Read .....	13	PSoC Solutions .....	32
<b>Control Registers Slave</b> .....	<b>14</b>		
<b>Write Control Registers</b> .....	<b>14</b>		
Current Control Registers Read .....	15		
Random Control Registers Read .....	15		

## Pinouts

**Figure 1. Pin Diagram – 8-pin SOIC**



**Figure 2. Pin Diagram – 16-pin SOIC**



## Pin Definitions

Pin Name	I/O Type	Description
SCL	Input	Clock. Runs at speeds up to a maximum of $f_{SCL}$ .
SDA	Input/Output	I/O. Input/Output of data through I <sup>2</sup> C interface.
WP	Input	Write Protect. Protects the memory from all writes. This pin is internally pulled LOW and hence can be left open if not connected.
A2-A1	Input	Slave Address. Defines the slave address for I <sup>2</sup> C. This pin is internally pulled LOW and hence can be left open if not connected.
$\overline{HSB}$	Input/Output	Hardware STORE Busy Output: Indicates busy status of nvSRAM when LOW. After each Hardware and Software STORE operation HSB is driven HIGH for a short time ( $t_{HHHD}$ ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (External pull up resistor connection optional). Input: Hardware STORE implemented by pulling this pin LOW externally.
$V_{CAP}$	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to STORE data from the SRAM to nonvolatile elements. If not required, AutoStore must be disabled and this pin left as no connect. It must never be connected to ground.
NC	No connect	No connect. This pin is not connected to the die.
$V_{SS}$	Power supply	Ground.
$V_{CC}$	Power supply	Power supply.

**Note**

2. This pin is reserved for lower densities.

## I<sup>2</sup>C Interface

I<sup>2</sup>C bus consists of two lines – serial clock line (SCL) and serial data line (SDA) that carry information between multiple devices on the bus. I<sup>2</sup>C supports multi-master and multi-slave configurations. The data is transmitted from the transmitter to the receiver on the SDA line and is synchronized with the clock SCL generated by the master.

The SCL and SDA lines are open-drain lines and are pulled up to V<sub>CC</sub> using resistors. The choice of a pull-up resistor on the system depends on the bus capacitance and the intended speed of operation. The master generates the clock and all the data I/Os are transmitted in synchronization with this clock. The CY14X101J supports up to 3.4 MHz clock speed on SCL line.

## Protocol Overview

This device supports only a 7-bit addressable scheme. The master generates a START condition to initiate the communication followed by broadcasting a slave select byte. The slave select byte consists of a seven bit address of the slave that the master intends to communicate with and R/W bit indicating a read or a write operation. The selected slave responds to this with an acknowledgement (ACK). After a slave is selected, the remaining part of the communication takes place between the master and the selected slave device. The other devices on the bus ignore the signals on the SDA line till a STOP or Repeated START condition is detected. The data transfer is done between the master and the selected slave device through the SDA pin synchronized with the SCL clock generated by the master.


## I<sup>2</sup>C Protocol – Data Transfer

Each transaction in I<sup>2</sup>C protocol starts with the master generating a START condition on the bus, followed by a seven

bit slave address and eighth bit (R/ $\bar{W}$ ) indicating a read (1) or a write (0) operation. All signals are transmitted on the open-drain SDA line and are synchronized with the clock on SCL line. Each byte of data transmitted on the I<sup>2</sup>C bus is acknowledged by the receiver by holding the SDA line LOW on the ninth clock pulse. The request for write by the master is followed by the memory address and data bytes on the SDA line. The writes can be performed in burst-mode by sending multiple bytes of data. The memory address increments automatically after receiving /transmitting of each byte on the falling edge of 9th clock cycle. The new address is latched just prior to sending/receiving the acknowledgment bit. This allows the next sequential byte to be accessed with no additional addressing. On reaching the last memory location, the address rolls back to 0x00000 and writes continue. The slave responds to each byte sent by the master during a write operation with an ACK. A write sequence can be terminated by the master generating a STOP or Repeated START condition.

A read request is performed at the current address location (address next to the last location accessed for read or write). The memory slave device responds to a read request by transmitting the data on the current address location to the master. A random address read may also be performed by first sending a write request with the intended address of read. The master must abort the write immediately after the last address byte and issue a Repeated START or STOP signal to prevent any write operation. The following read operation starts from this address. The master acknowledges the receipt of one byte of data by holding the SDA pin LOW for the ninth clock pulse. The reads can be terminated by the master sending a no-acknowledge (NACK) signal on the SDA line after the last data byte. The no-acknowledge signal causes the CY14X101J to release the SDA line and the master can then generate a STOP or a Repeated START condition to initiate a new operation.

**Figure 3. System Configuration using Serial (I<sup>2</sup>C) nvSRAM**



## Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The state of the data line can only change when the clock on the SCL line is LOW for the data to be valid. There are only two conditions under which the SDA line may change state with SCL line held HIGH, that is, START and STOP condition. The START and STOP conditions are generated by the master to signal the beginning and end of a communication sequence on the I<sup>2</sup>C bus.

## START Condition (S)

A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. Every transaction in I<sup>2</sup>C begins with the master generating a START condition.

## STOP Condition (P)


A LOW to HIGH transition on the SDA line while SCL is HIGH indicates a STOP condition. This condition indicates the end of the ongoing transaction.

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again after the STOP condition.


## Repeated START (Sr)

If an Repeated START condition is generated instead of a STOP condition the bus continues to be busy. The ongoing transaction on the I<sup>2</sup>C lines is stopped and the bus waits for the master to send a slave ID for communication to restart.

**Figure 4. START and STOP Conditions**



**Figure 5. Data Transfer on the I<sup>2</sup>C Bus**



## Byte Format

Each operation in I<sup>2</sup>C is done using 8 bit words. The bits are sent in MSB first format on SDA line and each byte is followed by an ACK signal by the receiver.

An operation continues till a NACK is sent by the receiver or STOP or Repeated START condition is generated by the master. The SDA line must remain stable when the clock (SCL) is HIGH except for a START or STOP condition.

## Acknowledge / No-acknowledge

After transmitting one byte of data or address, the transmitter releases the SDA line. The receiver pulls the SDA line LOW to acknowledge the receipt of the byte. Every byte of data transferred on the I<sup>2</sup>C bus needs to be responded with an ACK signal by the receiver to continue the operation. Failing to do so

is considered as a NACK state. NACK is the state where receiver does not acknowledge the receipt of data and the operation is aborted.


NACK can be generated by master during a READ operation in following cases:

- The master did not receive valid data due to noise
- The master generates a NACK to abort the READ sequence. After a NACK is issued by the master, nvSRAM slave releases control of the SDA pin and the master is free to generate a Repeated START or STOP condition.

NACK can be generated by nvSRAM slave during a WRITE operation in following cases:

- nvSRAM did not receive valid data due to noise.
- The master tries to access write protected locations on the nvSRAM. Master must restart the communication by generating a STOP or Repeated START condition.

**Figure 6. Acknowledge on the I<sup>2</sup>C Bus**



### High-Speed Mode (Hs-mode)


In Hs-mode, nvSRAM can transfer data at bit rates of up to 3.4 Mbit/s. A master code (0000 1XXXb) must be issued to place the device into high speed mode. This enables master slave communication for speed up to 3.4 MHz. A stop condition exits Hs-mode.

### Serial Data Format in Hs-mode

Serial data transfer format in Hs-mode meets the standard-mode I<sup>2</sup>C-bus specification. Hs-mode can only commence after the following conditions (all of which are in F/S-modes):

1. START condition (S)
2. 8-bit master code (0000 1XXXb)
3. No-acknowledge bit ( $\bar{A}$ )

**Figure 7. Data transfer format in Hs-mode**



Single and multiple-byte reads and writes are supported. After the device enters into Hs-mode, data transfer continues in Hs-mode until stop condition is sent by master device. The slave switches back to F/S-mode after a STOP condition (P). To

continue data transfer in Hs-mode, the master sends Repeated START (Sr).

See [Figure 13 on page 11](#) and [Figure 16 on page 12](#) for Hs-mode timings for read and write operation.

## Slave Device Address

Every slave device on an I<sup>2</sup>C bus has a device select address. The first byte after START condition contains the slave device address with which the master intends to communicate. The seven MSBs are the device address and the LSB (R/W bit) is used for indicating Read or Write operation. The CY14X101J reserves two sets of upper 4 MSBs [7:4] in the slave device address field for accessing Memory and Control Registers. The

accessing mechanism is described in [Memory Slave Device on page 7](#).

The nvSRAM product provides two different functionalities: Memory and Control Registers functions (such as serial number and product ID). The two functions of the device are accessed through different slave device addresses. The first four most significant bits [7:4] in the device address register are used to select between the nvSRAM functions.

**Table 1. Slave device Addressing**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	nvSRAM Function Select
1	0	1	0	Device Select ID		A16	R/W	Selects Memory
0	0	1	1	Device Select ID		X	R/W	Selects Control Registers

**CY14X101J Slave Devices**

Memory, 128 K × 8

Control Registers


- Memory Control Register, 1 × 8
- Serial Number, 8 × 8
- Device ID, 4 × 8
- Command Register, 1 × 8

### Memory Slave Device

The nvSRAM device is selected for Read/Write if the master issues the slave address as 1010b followed by two bits of device select. If slave address sent by the master matches with the Memory Slave device address then depending on the R/W bit of the slave address, data is either read from (R/W = '1') or written to (R/W = '0') the nvSRAM.

The address length for CY14X101J is 17 bits and thus it requires 3 address bytes to map the entire memory address location. To save an extra byte for memory addressing, the 17th bit (A16) is mapped to the slave address select bit (A0). The dedicated two address bytes represent bit A0 to A15.

**Figure 8. Memory Slave Device Address**




### Control Registers Slave Device

The Control Registers Slave device includes the Serial Number, Product ID, Memory Control and Command Register.

The nvSRAM Control Register Slave device is selected for Read/Write if the master issues the Slave address as 0011b followed by two bits of device select. Then, depending on the

R/W bit of the Slave address, data is either read from (R/W = '1') or written to (R/W = '0') the device.

**Figure 9. Control Registers Slave Device Address**



**Table 2. Control Registers Map**

Address	Description	Read/Write	Details
0x00	Memory Control Register	Read/Write	Contains Block Protect Bits and Serial Number Lock bit
0x01	Serial Number 8 Bytes	Read/Write (Read only when SNL is set)	Programmable Serial Number. Locked by setting the Serial Number lock bit in the Memory Control Register to '1'.
0x02			
0x03			
0x04			
0x05			
0x06			
0x07			
0x08			



**Table 2. Control Registers Map (continued)**

0x09	Device ID	Read only	Device ID is factory programmed
0x0A			
0x0B			
0x0C			
0x0D	Reserved	Reserved	Reserved
0xAA	Command Register	Write only	Allows commands for STORE, RECALL, AutoStore Enable/Disable, SLEEP Mode

### Memory Control Register

The Memory Control Register contains the following bits:

**Table 3. Memory Control Register Bits**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	SNL (0)	0	0	BP1 (0)	BP0 (0)	0	0

- **BP1:BP0:** Block Protect bits are used to protect 1/4, 1/2 or full memory array. These bits can be written through a write instruction to the 0x00 location of the Control Register Slave device. However, any STORE cycle causes transfer of SRAM data into a nonvolatile cell regardless of whether or not the block is protected. The default value shipped from the factory for BP0 and BP1 is '0'.

**Table 4. Block Protection**

Level	BP1:BP0	Block Protection
0	00	None
1/4	01	0x18000-0x1FFFF
1/2	10	0x10000-0x1FFFF
1	11	0x00000-0x1FFFF

- **SNL (S/N Lock) Bit:** Serial Number Lock bit (SNL) is used to lock the serial number. Once the bit is set to '1', the serial number registers are locked and no modification is allowed. This bit cannot be cleared to '0'. The serial number is secured on the next STORE operation (Software STORE or AutoStore). If AutoStore is not enabled, user must perform the Software STORE operation to secure the lock bit status. If a STORE was not performed, the serial number lock bit will not survive the power cycle. The default value shipped from the factory for SNL is '0'.

### Command Register

The Command Register resides at address "AA" of the Control Registers Slave device. This is a write only register. The byte written to this register initiates a STORE, RECALL, AutoStore Enable, AutoStore Disable and sleep mode operation as listed in Table 5. Refer to [Serial Number on page 16](#) for details on how to execute a command register byte.

**Table 5. Command Register Bytes**

Data Byte [7:0]	Command	Description
0011 1100	STORE	STORE SRAM data to nonvolatile memory
0110 0000	RECALL	RECALL data from nonvolatile memory to SRAM
0101 1001	ASENB	Enable AutoStore
0001 1001	ASDISB	Disable AutoStore
1011 1001	SLEEP	Enter Sleep Mode for low power consumption

- **STORE:** Initiates nvSRAM Software STORE. The nvSRAM cannot be accessed for  $t_{STORE}$  time after this instruction has been executed. When initiated, the device performs a STORE operation regardless of whether a write has been performed since the last NV operation. After the  $t_{STORE}$  cycle time is completed, the SRAM is activated again for read and write operations.
- **RECALL:** Initiates nvSRAM Software RECALL. The nvSRAM cannot be accessed for  $t_{RECALL}$  time after this instruction has been executed. The RECALL operation does not alter the data in the nonvolatile elements. A RECALL may be initiated in two ways: Hardware RECALL, initiated on power-up; and Software RECALL, initiated by a I<sup>2</sup>C RECALL instruction.
- **ASENB:** Enables nvSRAM AutoStore. The nvSRAM cannot be accessed for  $t_{SS}$  time after this instruction has been executed. This setting is not nonvolatile and needs to be followed by a manual STORE sequence if this is desired to survive the power cycle. The part comes from the factory with AutoStore Enabled.
- **ASDISB:** Disables nvSRAM AutoStore. The nvSRAM cannot be accessed for  $t_{SS}$  time after this instruction has been executed. This setting is not nonvolatile and needs to be followed by a manual STORE sequence if this is desired to survive power cycle.

**Note** If AutoStore is disabled and  $V_{CAP}$  is not required, it is required that the  $V_{CAP}$  pin is left open.  $V_{CAP}$  pin must never be connected to ground. Power-Up RECALL operation cannot be disabled in any case.

- **SLEEP:** SLEEP instruction puts the nvSRAM in a sleep mode. When the SLEEP instruction is registered, the nvSRAM performs a STORE operation to secure the data to nonvolatile memory and then enters into sleep mode. Whenever nvSRAM enters into sleep mode, it initiates non volatile STORE cycle which results in losing an endurance cycle per sleep command execution. A STORE cycle starts only if a write to the SRAM has been performed since the last STORE or RECALL cycle.

The nvSRAM enters into sleep mode as follows:

1. The Master sends a START command
2. The Master sends Control Registers Slave device ID with I<sup>2</sup>C Write bit set (R/W = '0')
3. The Slave (nvSRAM) sends an ACK back to the Master
4. The Master sends Command Register address (0xAA)
5. The Slave (nvSRAM) sends an ACK back to the Master
6. The Master sends Command Register byte for entering into Sleep mode



7. The Slave (nvSRAM) sends an ACK back to the Master
8. The Master generates a STOP condition.

Once in Sleep mode the device starts consuming  $I_{ZZ}$  current  $t_{SLEEP}$  time after SLEEP instruction is registered. The device is not accessible for normal operations until it is out of sleep mode. The nvSRAM wakes up after  $t_{WAKE}$  duration after the device slave address is transmitted by the master.

Transmitting any of the two slave addresses wakes the nvSRAM from Sleep mode. The nvSRAM device is not accessible during  $t_{SLEEP}$  and  $t_{WAKE}$  interval, and any attempt to access the nvSRAM device by the master is ignored and nvSRAM sends NACK to the master. As an alternative method of determining when the device is ready, the master can send read or write commands and look for an ACK.

## Write Protection (WP)

The WP pin is an active high pin and protects entire memory and all registers from write operations. To inhibit all the write operations, this pin must be held high. When this pin is high, all memory and register writes are prohibited and address counter is not incremented. This pin is internally pulled LOW and hence can be left open if not used.

## AutoStore Operation


The AutoStore operation is a unique feature of nvSRAM which automatically stores the SRAM data to QuantumTrap cells during power-down. This STORE makes use of an external capacitor ( $V_{CAP}$ ) and enables the device to safely STORE the data in the nonvolatile memory when power goes down.

During normal operation, the device draws current from  $V_{CC}$  to charge the capacitor connected to the  $V_{CAP}$  pin. When the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$  during power-down, the device inhibits all memory accesses to nvSRAM and automatically performs a conditional STORE operation using the charge from the  $V_{CAP}$  capacitor. The AutoStore operation is not initiated if no write cycle has been performed since the last STORE or RECALL.

**Note** If a capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled by issuing the AutoStore Disable instruction specified in [Command Register on page 8](#). If AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This will corrupt the data stored in nvSRAM as well as the serial number and it will unlock the SNL bit.

[Figure 10](#) shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for AutoStore operation. Refer to [DC Electrical Characteristics on page 19](#) for the size of the  $V_{CAP}$ .

**Figure 10. AutoStore Mode**



## Hardware STORE and HSB pin Operation

The  $\overline{HSB}$  pin in CY14X101J is used to control and acknowledge STORE operations. If no STORE or RECALL is in progress, this pin can be used to request a Hardware STORE cycle. When the  $\overline{HSB}$  pin is driven LOW, the device conditionally initiates a STORE operation after  $t_{DELAY}$  duration. An actual STORE cycle starts only if a write to the SRAM has been performed since the last STORE or RECALL cycle. Reads and Writes to the memory are inhibited for  $t_{STORE}$  duration or as long as  $\overline{HSB}$  pin is LOW.

The  $\overline{HSB}$  pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation  $\overline{HSB}$  is driven HIGH for a short time ( $t_{HHHD}$ ) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

**Note** For successful last data byte STORE, a hardware STORE should be initiated at least one clock cycle after the last data bit D0 is received.

Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{LZHSB}$  time after  $\overline{HSB}$  pin returns HIGH. Leave the  $\overline{HSB}$  pin unconnected if not used.

## Hardware RECALL (Power-Up)

During power-up, when  $V_{CC}$  crosses  $V_{SWITCH}$ , an automatic RECALL sequence is initiated which transfers the content of nonvolatile memory on to the SRAM. The data would previously have been stored on the nonvolatile memory through a STORE sequence.

A Power-Up RECALL cycle takes  $t_{FA}$  time to complete and the memory access is disabled during this time.  $\overline{HSB}$  pin can be used to detect the Ready status of the device.

## Write Operation

The last bit of the slave device address indicates a read or a write operation. In case of a write operation, the slave device address is followed by the memory or register address and data. A write operation continues as long as a STOP or Repeated START condition is generated by the master or if a NACK is issued by the nvSRAM.

A NACK is issued from the nvSRAM under the following conditions:

1. A valid Device ID is not received.
2. A write (burst write) access to a protected memory block address returns a NACK from nvSRAM after the data byte is received. However, the address counter is set to this address and the following current read operation starts from this address.
3. A write/random read access to an invalid or out-of-bound memory address returns a NACK from the nvSRAM after the address is received. The address counter remains unchanged in such a case.
4. A write to the Command Register with an invalid command. This operation would return a NACK from the nvSRAM.

After a NACK is sent out from the nvSRAM, the write operation is terminated and any data on the SDA line is ignored till a STOP or a Repeated START condition is generated by the master.

For example, consider a case where the burst write access is performed on Control Register Slave address 0x01 for writing the serial number and continued to the address 0x09, which is a read only register. The device returns a NACK and address counter will not be incremented. A following read operation will be started from the address 0x09. Further, any write operation which starts from a write protected address (say, 0x09) will be responded by the nvSRAM with a NACK after the data byte is sent and set the address counter to this address. A following read operation will start from the address 0x09 in this case also.

**Note** In case the user tries to read/write access an address that does not exist (for example 0x0D in Control Register Slave), nvSRAM responds with a NACK immediately after the out-of-bound address is transmitted. The address counter remains unchanged and holds the previous successful read or write operation address.

A write operation is performed internally with no delay after the eighth bit of data is transmitted. If a write operation is not intended, the master must terminate the write operation before the eighth clock cycle by generating a STOP or Repeated START condition.

More details on write instruction are provided in Section [Memory Slave Access on page 10](#).

## Read Operation

If the last bit of the slave device address is '1', a read operation is assumed and the nvSRAM takes control of the SDA line immediately after the slave device address byte is sent out by the master. The read operation starts from the current address location (the location following the previous successful write or read operation). When the last address is reached, the address counter loops back to the first address.

In case of the Control Register Slave, whenever a burst read is performed such that it flows to a non-existent address, the reads operation will loop back to 0x00. This is applicable, in particular for the Command Register.

There are the following ways to end a read operation:

1. The Master issues a NACK on the 9th clock cycle followed by a STOP or a Repeated START condition on the 10th clock cycle.
2. Master generates a STOP or Repeated START condition on the 9th clock cycle.

More details on write instruction are provided in Section [Memory Slave Access on page 10](#).

## Memory Slave Access

The following sections describe the data transfer sequence required to perform Read or Write operations from nvSRAM.


### Write nvSRAM

Each write operation consists of a slave address being transmitted after the start condition. The last bit of slave address must be set as '0' to indicate a Write operation. The master may write one byte of data or continue writing multiple consecutive address locations while the internal address counter keeps incrementing automatically. The address register is reset to 0x00000 after the last address in memory is accessed. The write operation continues till a STOP or Repeated START condition is generated by the master or a NACK is issued by the nvSRAM.


A write operation is executed only after all the 8 data bits have been received by the nvSRAM. The nvSRAM sends an ACK signal after a successful write operation. A write operation may be terminated by the master by generating a STOP condition or a Repeated START operation. If the master desires to abort the current write operation without altering the memory contents, this should be done using a START/STOP condition prior to the 8th data bit.

If the master tries to access a write protected memory address on the nvSRAM, a NACK is returned after the data byte intended to write the protected address is transmitted and address counter will not be incremented. Similarly, in a burst mode write operation, a NACK is returned when the data byte that attempts to write a protected memory location and the address counter will not be incremented.


**Figure 11. Single-Byte Write into nvSRAM (except Hs-mode)**




**Figure 12. Multi-Byte Write into nvSRAM (except Hs-mode)**



**Figure 13. Single-Byte Write into nvSRAM (Hs-mode)**



**Figure 14. Multi-Byte Write into nvSRAM (Hs-mode)**




### Current nvSRAM Read

Each read operation starts with the master transmitting the nvSRAM slave address with the LSB set to '1' to indicate "Read". The reads start from the address on the address counter. The address counter is set to the address location next to the last accessed with a "Write" or "Read" operation. The master may


terminate a read operation after reading 1 byte or continue reading addresses sequentially till the last address in the memory after which the address counter rolls back to the address 0x00000. The valid methods of terminating read access are described in Section [Read Operation on page 10](#).

**Note** A16-bit is ignored while using the current nvSRAM read.


**Figure 15. Current Location Single-Byte nvSRAM Read (except Hs-mode)**




**Figure 16. Current Location Multi-Byte nvSRAM Read (except Hs-mode)**



**Figure 17. Current Location Single-Byte nvSRAM Read (Hs-mode)**



**Figure 18. Current Location Multi-Byte nvSRAM Read (Hs-mode)**




**Random Address Read**


A random address read is performed by first initiating a write operation and generating a Repeated START immediately after the last address byte is acknowledged. The address counter is set to this address and the next read access to this slave will

initiate read operation from here. The master may terminate a read operation after reading 1 byte or continue reading addresses sequentially till the last address in the memory after which the address counter rolls back to the start address 0x00000.


**Figure 19. Random Address Single-Byte Read (except Hs-mode)**




**Figure 20. Random Address Multi-Byte Read (except Hs-mode)**



**Figure 21. Random Address Single-Byte Read (Hs-mode)**



**Figure 22. Random Address Multi-Byte Read (Hs-mode)**



### Control Registers Slave

The following sections describes the data transfer sequence required to perform Read or Write operations from Control Registers Slave.

### Write Control Registers

To write the Control Registers Slave, the master transmits the Control Registers Slave address after generating the START condition. The write sequence continues from the address location specified by the master till the master generates a STOP condition or the last writable address location.

If a non writable address location is accessed for write operation during a normal write or a burst, the slave generates a NACK after the data byte is sent and the write sequence terminates. Any following data bytes are ignored and the address counter is not incremented.


If a write operation is performed on the Command Register (0xAA), the following current read operation also begins from the

first address (0x00) as in this case, the current address is an out-of-bound address. The address is not incremented and the next current read operation begins from this address location. If a write operation is attempted on an out-of-bound address location, the nvSRAM sends a NACK immediately after the address byte is sent.


Further, if the serial number is locked, only two addresses (0xAA or Command Register, and 0x00 or Memory Control Register) are writable in the Control Registers Slave. On a write operation to any other address location, the device will acknowledge command byte and address bytes but it returns a NACK from the Control Registers Slave for data bytes. In this case, the address will not be incremented and a current read will happen from the last acknowledged address.

The nvSRAM Control Registers Slave sends a NACK when an out of bound memory address is accessed for write operation, by the master. In such a case, a following current read operation begins from the last acknowledged address.

**Figure 23. Single-Byte Write into Control Registers**



**Figure 24. Multi-Byte Write into Control Registers**






### Current Control Registers Read


A read of Control Registers Slave is started with master sending the Control Registers Slave address after the START condition with the LSB set to '1'. The reads begin from the current address which is the next address to the last accessed location. The reads to Control Registers Slave continues till the last readable address location and loops back to the first location (0x00). Note

that the Command Register is a write only register and is not accessible through the sequential read operations. If a burst read operation begins from the Command Register (0xAA), the address counter wraps around to the first address in the register map (0x00).

**Figure 25. Control Registers Single-Byte Read**



**Figure 26. Current Control Registers Multi-Byte Read**



### Random Control Registers Read

A read of random address may be performed by initiating a write operation to the intended location of read and immediately following with a Repeated START operation. The reads to Control Registers Slave continues till the last readable address location and loops back to the first location (0x00). Note that the

Command Register is a write only register and is not accessible through the sequential read operations. A random read starting at the Command Register (0xAA) loops back to the first address in the Control Registers register map (0x00). If a random read operation is initiated from an out-of-bound memory address, the nvSRAM sends a NACK after the address byte is sent.

**Figure 27. Random Control Registers Single-Byte Read**





Figure 28. Random Control Registers Multi-Byte Read



## Serial Number

Serial number is an 8 byte memory space provided to the user to uniquely identify this device. It typically consists of a two byte customer ID, followed by five bytes of unique serial number and one byte of CRC check. However, nvSRAM does not calculate the CRC and it is up to the user to utilize the eight byte memory space in the desired format. The default values for the eight byte locations are set to '0x00'.

### Serial Number Write

The serial number can be accessed through the Control Registers Slave Device. To write the serial number, master transmits the Control Registers Slave address after the START condition and writes to the address location from 0x01 to 0x08. The content of Serial Number registers is secured to nonvolatile memory on the next STORE operation. If AutoStore is enabled, nvSRAM automatically stores the serial number in the nonvolatile memory on power-down. However, if AutoStore is disabled, user must perform a STORE operation to secure the contents of Serial Number registers.

**Note** If the serial number lock (SNL) bit is not set, the serial number registers can be re-written regardless of whether or not a STORE has happened. Once the serial number lock bit is set, no writes to the serial number registers are allowed. If the master tries to perform a write operation to the serial number registers

when the lock bit is set, a NACK is returned and write will not be performed.

### Serial Number Lock

After writes to Serial Number registers is complete, master is responsible for locking the serial number by setting the serial number lock bit to '1' in the Memory Control Register (0x00). The content of Memory Control Register and serial number are secured on the next STORE operation (STORE or AutoStore). If AutoStore is not enabled, user must perform STORE operation to secure the lock bit status.

If a STORE was not performed, the serial number lock bit will not survive the power cycle. The serial number lock bit and 8 - byte serial number is defaults to '0' at power-up.

### Serial Number Read

Serial number can be read back by a read operation of the intended address of the Control Registers Slave. The Control Registers Device loops back from the last address (excluding the Command Register) to 0x00 address location while performing burst read operation. The serial number resides in the locations from 0x01 to 0x08. Even if the serial number is not locked, a serial number read operation will return the current values written to the serial number registers. Master may perform a serial number read operation to confirm if the correct serial number is written to the registers before setting the lock bit.

### Device ID Read

Device ID is a 4 byte code consisting of JEDEC assigned manufacturer ID, product ID, density ID, and die revision. These

registers are set in the factory and are read only registers for the user.

**Table 6. Device ID**

Bits #of Bits	31 - 21 (11 bits)	20 - 7 (14 bits)	6- 3 (4 bits)	2 - 0 (3 bits)
Device	Manufacture ID	Product ID	Density ID	Die Rev
CY14C101J1	00000110100	00001001000001	0100	000
CY14C101J2	00000110100	00001101000001	0100	000
CY14C101J3	00000110100	00001101000101	0100	000
CY14B101J1	00000110100	00001001010001	0100	000
CY14B101J2	00000110100	00001101010001	0100	000
CY14B101J3	00000110100	00001101010101	0100	000
CY14E101J1	00000110100	00001001100001	0100	000
CY14E101J2	00000110100	00001101100001	0100	000
CY14E101J3	00000110100	00001101100101	0100	000

The device ID is divided into four parts as shown in [Table 6](#):

1. Manufacturer ID (11 bits)

This is the JEDEC assigned manufacturer ID for Cypress. JEDEC assigns the manufacturer ID in different banks. The first three bits of the manufacturer ID represent the bank in which ID is assigned. The next eight bits represent the manufacturer ID.

Cypress manufacturer ID is 0x34 in bank 0. Therefore the manufacturer ID for all Cypress nvSRAM products is given as:

Cypress ID - 000\_0011\_0100

2. Product ID (14 bits)

The product ID for device is shown in the [Table 6](#).

3. Density ID (4 bits)

The 4 bit density ID is used as shown in [Table 6](#) for indicating the 1 Mb density of the product.


4. Die Rev (3 bits)

This is used to represent any major change in the design of the product. The initial setting of this is always 0x0.

### Executing Commands Using Command Register

The Control Registers Slave allows different commands to be executed by writing the specific command byte in the command register (0xAA). The command byte codes for each command are specified in [Table 5](#). During the execution of these commands the device is not accessible and returns NACK if any of the two slave devices is selected. If an invalid command is sent by the master, nvSRAM responds with a NACK indicating that command was not successful. The address latch of this slave continues to point to the command register address.

**Figure 29. Command Execution using Command Register**



## Best Practices

nvSRAM products have been used effectively for over 26 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in this nvSRAM product are delivered from Cypress with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power-up boot firmware routines should rewrite the nvSRAM into the desired state (for example, AutoStore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently such as program bugs and incoming inspection routines.
- The  $V_{CAP}$  value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum  $V_{CAP}$  value because the nvSRAM internal algorithm calculates  $V_{CAP}$  charge and discharge time based on this max  $V_{CAP}$  value. Customers that want to use a larger  $V_{CAP}$  value to make sure there is extra store charge and store time should discuss their  $V_{CAP}$  size selection.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature ..... -65 °C to +150 °C

Maximum accumulated storage time

At 150 °C ambient temperature ..... 1000 h

At 85 °C ambient temperature ..... 20 Years

Ambient temperature with

power applied ..... -55 °C to +150 °C

Supply voltage on  $V_{CC}$  relative to  $V_{SS}$

CY14C101J:  $V_{CC} = 2.4\text{ V to }2.6\text{ V}$  ..... -0.5 V to +3.1 V

CY14B101J:  $V_{CC} = 2.7\text{ V to }3.6\text{ V}$  ..... -0.5 V to +4.1 V

CY14E101J:  $V_{CC} = 4.5\text{ V to }5.5\text{ V}$  ..... -0.5 V to +7.0 V

DC voltage applied to outputs

in High Z state ..... -0.5 V to  $V_{CC} + 0.5\text{ V}$

Input voltage ..... -0.5 V to  $V_{CC} + 0.5\text{ V}$

Transient voltage (<20 ns) on

any pin to ground potential ..... -2.0 V to  $V_{CC} + 2.0\text{ V}$

Package power dissipation

capability ( $T_A = 25\text{ °C}$ ) ..... 1.0 W

Surface mount lead soldering

temperature (3 seconds) ..... +260 °C

DC output current (1 output at a time, 1s duration) ..... 15 mA

Static discharge voltage ..... > 2001 V

(per MIL-STD-883, Method 3015)

Latch up current ..... > 140 mA

## Operating Range

Product	Range	Ambient Temperature	$V_{CC}$
CY14C101J	Industrial	-40 °C to +85 °C	2.4 V to 2.6 V
CY14B101J			2.7 V to 3.6 V
CY14E101J			4.5 V to 5.5 V

## DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ <sup>[3]</sup>	Max	Unit
$V_{CC}$	Power supply	CY14C101J	2.4	2.5	2.6	V
		CY14B101J	2.7	3.0	3.6	V
		CY14E101J	4.5	5.0	5.5	V
$I_{CC1}$	Average $V_{CC}$ current	$f_{SCL} = 3.4\text{ MHz}$ ; Values obtained without output loads ( $I_{OUT} = 0\text{ mA}$ )	-	-	1	mA
$I_{CC2}$	Average $V_{CC}$ current during STORE	All inputs don't care, $V_{CC} = \text{Max}$ Average current for duration $t_{STORE}$	-	-	2	mA
$I_{CC3}$	Average $V_{CC}$ current $f_{SCL} = 100\text{ kHz}$ ; $V_{CC} = V_{CC}(\text{Typ})$ , 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads ( $I_{OUT} = 0\text{ mA}$ )	-	-	1	mA
$I_{CC4}$	Average $V_{CAP}$ current during AutoStore cycle	All inputs don't care. Average current for duration $t_{STORE}$	-	-	3	mA
$I_{SB}$	$V_{CC}$ standby current	$SCL \geq (V_{CC} - 0.2\text{ V})$ . $V_{IN} \leq 0.2\text{ V}$ or $\geq (V_{CC} - 0.2\text{ V})$ . Standby current level after nonvolatile cycle is complete. Inputs are static. $f_{SCL} = 0\text{ MHz}$ .	-	-	150	$\mu\text{A}$
$I_{ZZ}$	Sleep mode current	$t_{SLEEP}$ time after SLEEP Instruction is Issued. All inputs are static and configured at CMOS logic level.	-	-	8	$\mu\text{A}$
$I_{IX}^{[4]}$	Input current in each I/O pin (except HSB)	$0.1 V_{CC} < V_i < 0.9 V_{CC}\text{max}$	-1	-	+1	$\mu\text{A}$
	Input current in each I/O pin (for HSB)		-100	-	+1	$\mu\text{A}$
$I_{OZ}$	Output leakage current		-1	-	+1	$\mu\text{A}$
$C_i$	Capacitance for each I/O pin	Capacitance measured across all input and output signal pin and $V_{SS}$ .	-	-	7	pF

### Note

- Typical values are at 25 °C.  $V_{CC} = V_{CC}(\text{Typ})$ . Not 100% tested.
- Not applicable to WP, A2 and A1 pins.

## DC Electrical Characteristics (continued)

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ <sup>[3]</sup>	Max	Unit	
V <sub>IH</sub>	Input HIGH voltage		0.7 V <sub>CC</sub>	–	V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub>	Input LOW voltage		– 0.5	–	0.3 V <sub>CC</sub>	V	
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 3 mA	0	–	0.4	V	
R <sub>in</sub> <sup>[5]</sup>	Input resistance (WP, A2, A1)	For V <sub>IN</sub> = V <sub>IL</sub> (Max)	50	–	–	KΩ	
		For V <sub>IN</sub> = V <sub>IH</sub> (Max)	1	–	–	MΩ	
V <sub>hys</sub>	Hysteresis of Schmitt trigger inputs		0.05 V <sub>CC</sub>	–	–	V	
V <sub>CAP</sub>	Storage capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub>	CY14C101J	170	220	270	μF
			CY14B101J	42	47	180	μF
			CY14E101J				

## Data Retention and Endurance

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
NV <sub>C</sub>	Nonvolatile STORE operations	1,000	K

## Thermal Resistance

Parameter <sup>[6]</sup>	Description	Test Conditions	8-pin SOIC	16-pin SOIC	Unit
Θ <sub>JA</sub>	Thermal resistance (Junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	101.08	56.68	°C/W
Θ <sub>JC</sub>	Thermal resistance (Junction to case)		37.86	32.11	°C/W


### Notes

5. The input pull-down circuit is stronger (50 KΩ) when the input voltage is below V<sub>IL</sub> and weak (1 MΩ) when the input voltage is above V<sub>IH</sub>.
6. These parameters are guaranteed by design and are not tested.




**Figure 30. AC Test Loads and Waveforms**


For 2.5 V (CY14C101J)



For 3.0 V (CY14B101J)



For 5.0 V (CY14E101J)




**AC Test Conditions**

	<b>CY14C101J</b>	<b>CY14B101J</b>	<b>CY14E101J</b>
Input pulse levels	0 V to 2.5 V	0 V to 3 V	0 V to 5 V
Input rise and fall times (10% - 90%)	10 ns	10 ns	10 ns
Input and output timing reference levels	1.25 V	1.5 V	2.5 V

## AC Switching Characteristics

Parameter	Description	3.4 MHz <sup>[7]</sup>		1 MHz <sup>[7]</sup>		400 kHz <sup>[7]</sup>		Unit
		Min	Max	Min	Max	Min	Max	
$f_{SCL}$	Clock frequency, SCL	–	3400	–	1000	–	400	kHz
$t_{SU;STA}$	Setup time for Repeated START condition	160	–	250	–	600	–	ns
$t_{HD;STA}$	Hold time for START condition	160	–	250	–	600	–	ns
$t_{LOW}$	LOW period of the SCL	160	–	500	–	1300	–	ns
$t_{HIGH}$	HIGH period of the SCL	60	–	260	–	600	–	ns
$t_{SU;DATA}$	Data in setup time	10	–	100	–	100	–	ns
$t_{HD;DATA}$	Data hold time (In/Out)	0	–	0	–	0	–	ns
$t_{DH}$	Data out hold time	0	–	0	–	0	–	ns
$t_r^{[8]}$	Rise time of SDA and SCL	–	80	–	120	–	300	ns
$t_f^{[8]}$	Fall time of SDA and SCL	–	80	–	120	–	300	ns
$t_{SU;STO}$	Setup time for STOP condition	160	–	250	–	600	–	ns
$t_{VD;DATA}$	Data output valid time	–	130	–	400	–	900	ns
$t_{VD;ACK}$	ACK output valid time	–	130	–	400	–	900	ns
$t_{OF}^{[8]}$	Output fall time from $V_{IH}$ min to $V_{IL}$ max	–	80	–	120	–	300	ns
$t_{BUF}$	Bus free time between STOP and next START condition	0.3	–	0.5	–	1.3	–	us
$t_{SP}$	Pulse width of spikes that must be suppressed by input filter	–	5	–	50	–	50	ns

Figure 31. Timing Diagram




**Note**

7. Bus Load ( $C_b$ ) Considerations;  $C_b < 500$  pF for I<sup>2</sup>C clock frequency (SCL) 100/400/1000 KHz;  $C_b < 100$  pF for SCL at 3.4 MHz.
8. These parameters are guaranteed by design and are not tested.

### nvSRAM Specifications

Parameter	Description	Min	Max	Unit	
$t_{FA}^{[9]}$	Power-Up RECALL duration	CY14C101J	–	40	ms
		CY14B101J	–	20	ms
		CY14E101J	–	20	ms
$t_{STORE}^{[10]}$	STORE cycle duration	–	8	ms	
$t_{DELAY}^{[11]}$	Time allowed to complete SRAM write cycle	–	25	ns	
$t_{VCCRRISE}^{[12]}$	$V_{CC}$ rise time	150	–	$\mu$ s	
$V_{SWITCH}$	Low voltage trigger level	CY14C101J	–	2.35	V
		CY14B101J	–	2.65	V
		CY14E101J	–	4.40	V
$t_{LZHSB}^{[12]}$	HSB high to nvSRAM active time	–	5	$\mu$ s	
$V_{HDIS}^{[12]}$	HSB output disable voltage	–	1.9	V	
$t_{HHHD}^{[12]}$	HSB HIGH active time	–	500	ns	
$t_{WAKE}$	Time for nvSRAM to wake up from SLEEP mode	CY14C101J	–	40	ms
		CY14B101J	–	20	ms
		CY14E101J	– <td 20	ms	
$t_{SLEEP}$	Time to enter low power mode after issuing SLEEP instruction	–	8	ms	
$t_{SB}$	Time to enter into standby mode after issuing STOP condition	–	100	$\mu$ s	

**Figure 32. AutoStore or Power-Up RECALL<sup>[13]</sup>**




**Notes**

- 9.  $t_{FA}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .
- 10. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 11. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time  $t_{DELAY}$ .
- 12. These parameters are guaranteed by design and are not tested.
- 13. Read and Write cycles are ignored during STORE, RECALL, and while  $V_{CC}$  is below  $V_{SWITCH}$ .
- 14. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.


### Software Controlled STORE/RECALL Cycles

Parameter	Description	CY14X101J		Unit
		Min	Max	
$t_{RECALL}$	RECALL duration	–	600	$\mu s$
$t_{SS}^{[15, 16]}$	Software sequence processing time	–	500	$\mu s$

**Figure 33. Software STORE/RECALL Cycle<sup>[16]</sup>**



**Figure 34. AutoStore Enable/Disable Cycle**



**Notes**


- 15. This is the amount of time it takes to take action on a soft sequence command.  $V_{CC}$  power must remain HIGH to effectively register command.
- 16. Commands such as STORE and RECALL lock out IO until operation is complete which further increases this time. See the specific command.

### Hardware STORE Cycle


Parameter	Description	CY14X101J		Unit
		Min	Max	
$t_{PHSB}$	Hardware STORE pulse width	15	-	ns

Figure 35. Hardware STORE Cycle<sup>[17]</sup>

#### Write Latch set



#### Write Latch not set



HSB pin is driven HIGH to  $V_{CC}$  only by Internal 100 K $\Omega$  resistor, HSB driver is disabled  
SRAM is disabled as long as HSB (IN) is driven LOW.

**Note**

17. If an SRAM write has not taken place since the last nonvolatile cycle, AutoStore or Hardware STORE is not initiated.


### Ordering Information

Ordering Code	Package Diagram	Package Type	Operating Range
CY14B101J2-SXIT	51-85066	8-pin SOIC (with V <sub>CAP</sub> )	Industrial
CY14B101J2-SXI			

All these parts are Pb-free. This table contains Final information. Contact your local Cypress sales representative for availability of these parts.

### Ordering Code Definitions


**CY 14 B 101 J 2 - S X I T**






**Package Diagrams**

**Figure 36. 8-pin (150 mil) SOIC Package, 51-85066**



**Package Diagrams** (continued)

**Figure 37. 16-pin (300 mil) SOIC, 51-85022**



51-85022 \*C

## Acronyms

Acronym	Description
ACK	Acknowledge
CMOS	Complementary Metal Oxide Semiconductor
CRC	Cyclic Redundancy Check
EIA	Electronic Industries Alliance
I <sup>2</sup> C	Inter-Integrated Circuit Bus
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
nvSRAM	nonvolatile Static Random Access Memory
NACK	No acknowledge
RWI	Read and Write Inhibited
RoHS	Restriction of Hazardous Substances
SNL	Serial Number Lock
SCL	Serial Clock Line
SDA	Serial Data Line
SOIC	Small Outline Integrated Circuit
WP	Write protect

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	Hertz
kbit	1024 bits
kHz	kilo Hertz
KΩ	kilo ohms
μA	micro Amperes
mA	milli Amperes
μF	micro Farad
MHz	Mega Hertz
μs	micro seconds
ms	milli seconds
ns	nano seconds
pF	pico Farad
V	Volts
Ω	ohms
W	Watts

## Document History Page

Document Title: CY14C101J, CY14B101J, CY14E101J 1-Mbit (128 K × 8) Serial (I <sup>2</sup> C) nvSRAM				
Document Number: 001-54050				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	2754627	08/21/09	GVCH	New Data Sheet
*A	2860397	01/20/2010	GVCH	<p>Changed V<sub>CC</sub> range for CY14C101I from 2.3 - 2.7V to 2.4-2.6V</p> <p>Removed 16-SOIC 150 mil package option</p> <p>Added 16-SOIC 300 mil package option</p> <p>Added 3.4MHz bus frequency related information</p> <p>Changed I<sub>OL</sub> min value from 20 mA to 3mA</p> <p>Changed t<sub>LOW</sub> min value from 400ns to 500ns for 1MHz</p> <p>Changed t<sub>LOW</sub> min value from 600ns to 1300ns for 400 KHz</p> <p>Changed t<sub>HIGH</sub> min value from 400ns to 260ns</p> <p>Changed t<sub>DH</sub> min value from 50ns to 0ns</p> <p>Updated t<sub>r</sub> max value.</p> <p>Removed t<sub>SP</sub> min value</p>
*B	2963131	06/28/2010	GVCH	<p>Changed datasheet status from "Advance" to "Preliminary"</p> <p>Changed data sheet title from CY14C101J, CY14B101J, CY14E101J 1 Mbit (128K × 8) Serial (I<sup>2</sup>C) nvSRAM with Real Time Clock (RTC) to CY14C101J, CY14B101J, CY14E101J 1 Mbit (128K × 8) Serial (I<sup>2</sup>C) nvSRAM</p> <p>Updated logic block diagram</p> <p>Updated <a href="#">Pinouts</a></p> <p>Updated <a href="#">Pin Definitions</a></p> <p>Complete content write</p> <p>Changed I<sub>CC4</sub> value from 2 mA to 3 mA</p> <p>Added I<sub>OZ</sub> and C<sub>i</sub> parameter in <a href="#">DC Electrical Characteristics</a></p> <p>Removed I<sub>OL</sub> parameter in <a href="#">DC Electrical Characteristics</a></p> <p>Changed V<sub>CAP</sub> value from for V<sub>CC</sub>=2.4V-2.6V</p> <ol style="list-style-type: none"> <li>1. Changed min value from 100 uF to 170 uF</li> <li>2. Changed typ value from 150 uF to 220 uF</li> <li>3. Changed max value from 330 uF to 270 uF</li> </ol> <p>Changed V<sub>CAP</sub> value from for V<sub>CC</sub>=2.7V-3.6V and V<sub>CC</sub>=4.5-5.5 V</p> <ol style="list-style-type: none"> <li>1. Changed min value from 40 uF to 42 uF</li> </ol> <p>Added <a href="#">Data Retention and Endurance</a> Table</p> <p>Added <a href="#">Thermal Resistance</a> Table</p> <p>Added <a href="#">AC Test Conditions</a> Table</p> <p>Added <a href="#">Figures</a></p> <p>Added <a href="#">Software Controlled STORE/RECALL Cycles</a> Table</p> <p>Added <a href="#">Hardware STORE Cycle</a> Table</p> <p>Added t<sub>FA</sub> for V<sub>CC</sub>=2.4V-2.6V</p> <p>Added t<sub>WAKE</sub> for V<sub>CC</sub>=2.4V-2.6V</p> <p>Added t<sub>SB</sub> parameter</p> <p>Changed V<sub>SWITCH</sub> from 4.45 V to 4.40V for V<sub>CC</sub> = 4.5 V to 5.5 V</p> <p>Updated t<sub>RECALL</sub> value from 200 us to 300 us</p> <p>Changed t<sub>SS</sub> value from 100 to 200 μs</p> <p>Added t<sub>PHSB</sub> parameter</p> <p>Updated <a href="#">Ordering Information</a></p>
*C	3084950	11/12/2010	GVCH	<p>Updated t<sub>SP</sub> max value from 10 ns to 5 ns for 3.4 MHz</p> <p>Updated t<sub>SS</sub> value from 200 us to 500 us</p> <p>Updated t<sub>RECALL</sub> value from 300 us to 600 us</p> <p>Added <a href="#">Units of Measure</a> table</p>
*D	3147585	01/19/2011	GVCH	<p><a href="#">Hardware STORE and HSB pin Operation</a>: Added more clarity on HSB pin operation</p> <p>Updated t<sub>LZHSB</sub> parameter description</p> <p>Fixed typo in <a href="#">Figure 32</a>.</p>

## Document History Page (continued)

Document Title: CY14C101J, CY14B101J, CY14E101J 1-Mbit (128 K × 8) Serial (I <sup>2</sup> C) nvSRAM				
Document Number: 001-54050				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*E	3191637	03/21/2011	GVCH	Updated <a href="#">AutoStore Operation</a> (description). Updated <a href="#">Table 6</a> (Product ID column). Updated <a href="#">DC Electrical Characteristics</a> (Added note 4). Updated in new template.
*F	3248609	05/04/2011	GVCH	Datasheet status changed from “Preliminary” to “Final” Updated <a href="#">Ordering Information</a>

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

<a href="#">Automotive</a>	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a> <a href="http://cypress.com/go/plc">cypress.com/go/plc</a>
<a href="#">Memory</a>	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
<a href="#">Optical &amp; Image Sensing</a>	<a href="http://cypress.com/go/image">cypress.com/go/image</a>
<a href="#">PSoC</a>	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.