

---

# HB56U472E-6B/7B/8B

4,194,304-word  $\times$  72-bit High Density Dynamic RAM Module  
168-pin JEDEC Standard Outline Buffered 8 byte DIMM

# HITACHI

ADE-203-554 (Z)  
Preliminary  
Rev. 0.0  
Mar. 09, 1996

---

## Description

The HB56U472E belongs to 8 Byte DIMM (Dual In-line Memory Module) family, and has been developed as an optimized main memory solution for 4 and 8 Byte processor applications.

The HB56U472E is a  $4M \times 72$  dynamic RAM module, mounted 18 pieces of 16-Mbit DRAM (HM5116405BTS) sealed in TSOP package and 2 pieces of 16-bit BiCMOS line driver (74ABT16244) sealed in TSSOP package. The HB56U472E offers Extended Data Out (EDO) Page Mode as a high speed access mode. An outline of the HB56U472E is 168-pin socket type package (dual lead out). Therefore, the HB56U472E makes high density mounting possible without surface mount technology. The HB56U472E provides common data inputs and outputs. Decoupling capacitors are mounted beside each TSOP on the module board.

## Features


- 168-pin socket type package (Dual lead out)
  - Lead pitch: 1.27 mm
- Single 5 V ( $\pm 5\%$ ) supply
- High speed
  - Access time:  $t_{RAC} = 60/70/80$  ns (max)
  - Access time:  $t_{CAC} = 20/23/25$  ns (max)
- Low power dissipation
  - Active mode: 7.90/6.95/6.48 W (max)
  - Standby mode (TTL): 525 mW (max)
  - Standby mode (CMOS): 431 mW (max)
- Buffered input except  $\overline{RAS}$  and DQ
- 4 byte interleave enabled, dual address input (A0/B0)
- EDO page mode capability
- 4,096 refresh cycles: 16 ms
- 2 variations of refresh
  - $\overline{RAS}$ -only refresh
  - $\overline{CAS}$ -before- $\overline{RAS}$  refresh
- TTL compatible

## HB56U472E-6B/7B/8B

### Ordering Information

Type No.	Access time	Package	Contact pad
HB56U472E-6B	60 ns	168-pin dual lead out socket type	Gold
HB56U472E-7B	70 ns		
HB56U472E-8B	80 ns		

### Pin Arrangement



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	13	DQ9	25	NC	37	A8
2	DQ0	14	DQ10	26	V <sub>CC</sub>	38	A10
3	DQ1	15	DQ11	27	$\overline{WE0}$	39	NC
4	DQ2	16	DQ12	28	$\overline{CE0}$	40	V <sub>CC</sub>
5	DQ3	17	DQ13	29	NC	41	NC
6	V <sub>CC</sub>	18	V <sub>CC</sub>	30	$\overline{RE0}$	42	NC
7	DQ4	19	DQ14	31	$\overline{OE0}$	43	V <sub>SS</sub>
8	DQ5	20	DQ15	32	V <sub>SS</sub>	44	$\overline{OE2}$
9	DQ6	21	DQ16	33	A0	45	$\overline{RE2}$
10	DQ7	22	DQ17	34	A2	46	$\overline{CE4}$
11	DQ8	23	V <sub>SS</sub>	35	A4	47	NC
12	V <sub>SS</sub>	24	NC	36	A6	48	$\overline{WE2}$

---

**HB56U472E-6B/7B/8B**

---

**Pin Arrangement (cont)**

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
49	V <sub>CC</sub>	79	PD1	109	NC	139	DQ56
50	NC	80	PD3	110	V <sub>CC</sub>	140	DQ57
51	NC	81	PD5	111	NC	141	DQ58
52	DQ18	82	PD7	112	NC	142	DQ59
53	DQ19	83	ID0 (V <sub>SS</sub> )	113	NC	143	V <sub>CC</sub>
54	V <sub>SS</sub>	84	V <sub>CC</sub>	114	NC	144	DQ60
55	DQ20	85	V <sub>SS</sub>	115	NC	145	NC
56	DQ21	86	DQ36	116	V <sub>SS</sub>	146	NC
57	DQ22	87	DQ37	117	A1	147	NC
58	DQ23	88	DQ38	118	A3	148	NC
59	V <sub>CC</sub>	89	DQ39	119	A5	149	DQ61
60	DQ24	90	V <sub>CC</sub>	120	A7	150	DQ62
61	NC	91	DQ40	121	A9	151	DQ63
62	NC	92	DQ41	122	A11	152	V <sub>SS</sub>
63	NC	93	DQ42	123	NC	153	DQ64
64	NC	94	DQ43	124	V <sub>CC</sub>	154	DQ65
65	DQ25	95	DQ44	125	NC	155	DQ66
66	DQ26	96	V <sub>SS</sub>	126	B0	156	DQ67
67	DQ27	97	DQ45	127	V <sub>SS</sub>	157	V <sub>CC</sub>
68	V <sub>SS</sub>	98	DQ46	128	NC	158	DQ68
69	DQ28	99	DQ47	129	NC	159	DQ69
70	DQ29	100	DQ48	130	NC	160	DQ70
71	DQ30	101	DQ49	131	NC	161	DQ71
72	DQ31	102	V <sub>CC</sub>	132	$\overline{\text{PDE}}$	162	V <sub>SS</sub>
73	V <sub>CC</sub>	103	DQ50	133	V <sub>CC</sub>	163	PD2
74	DQ32	104	DQ51	134	NC	164	PD4
75	DQ33	105	DQ52	135	NC	165	PD6
76	DQ34	106	DQ53	136	DQ54	166	PD8
77	DQ35	107	V <sub>SS</sub>	137	DQ55	167	ID1 (V <sub>SS</sub> )
78	V <sub>SS</sub>	108	NC	138	V <sub>SS</sub>	168	V <sub>CC</sub>

## HB56U472E-6B/7B/8B

### Pin Description

Pin Name	Function
A0 to A11, B0	Address Input : A0 to A11, B0 Row Address : A0 to A11, B0 Column Address : A0 to A9, B0 Refresh Address : A0 to A11, B0
DQ0 to DQ71,	Data-in/Data-out
$\overline{RE0}$ , $\overline{RE2}$	Row Address Strobe ( $\overline{RAS}$ )
$\overline{CE0}$ , $\overline{CE4}$	Column Address Strobe ( $\overline{CAS}$ )
$\overline{WE0}$ , $\overline{WE2}$	Read/Write Enable
$\overline{OE0}$ , $\overline{OE2}$	Output Enable
$V_{cc}$	Power Supply
$V_{ss}$	Ground
PD1 to PD8	Presence Detect
ID0, ID1	ID bit
$\overline{PDE}$	Presence Detect Enable
NC	Non Connection


### Presence Detect Pin Assignment

Pin Name	Pin No.	$\overline{PDE} = \text{Low}$			$\overline{PDE} = \text{High}$
		60 ns	70 ns	80 ns	All
PD1	79	1	1	1	High-Z
PD2	163	1	1	1	High-Z
PD3	80	0	0	0	High-Z
PD4	164	1	1	1	High-Z
PD5	81	1	1	1	High-Z
PD6	165	1	0	1	High-Z
PD7	82	1	1	0	High-Z
PD8	166	0	0	0	High-Z

1: High Level (Driver Output)

0: Low Level (Driver Output)

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
-----------	--------	-------	------

---

## HB56U472E-6B/7B/8B

---

Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_t$	19	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

---

### Electrical Characteristics

#### Recommended DC Operating Conditions ( $T_a = 0$ to $70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{SS}$	0	0	0	V	
	$V_{CC}$	4.75	5.0	5.25	V	1
Input high voltage	$V_{IH}$	2.4	—	5.5	V	1
Input low voltage	$V_{IL}$	-0.5	—	0.8	V	1

Note: 1. All voltage referenced to  $V_{SS}$ .

## HB56U472E-6B/7B/8B

### DC Characteristics (Ta = 0 to 70°C, V<sub>CC</sub> = 5 V ± 5%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Test condition	Note
		Min	Max	Min	Max	Min	Max			
Operating current	I <sub>CC1</sub>	—	1504	—	1324	—	1234	mA	t <sub>RC</sub> = min	1, 2
Standby current	I <sub>CC2</sub>	—	100	—	100	—	100	mA	TTL interface RAS, CAS = V <sub>HI</sub> Dout = High-Z	
		—	82	—	82	—	82	mA	CMOS interface RAS, CAS ≥ V <sub>CC</sub> - 0.2 V Dout = High-Z	
RAS-only refresh current	I <sub>CC3</sub>	—	1504	—	1324	—	1234	mA	t <sub>RC</sub> = min	2
Standby current	I <sub>CC5</sub>	—	154	—	154	—	154	mA	RAS = V <sub>HI</sub> , CAS = V <sub>LI</sub> Dout = enable	1
CAS-before-RAS refresh current	I <sub>CC6</sub>	—	1504	—	1324	—	1234	mA	t <sub>RC</sub> = min	
EDO page mode current	I <sub>CC7</sub>	—	1864	—	1684	—	1504	mA	t <sub>HPC</sub> = min	1, 3
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 5.5 V	
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 5.5 V Dout = disable	
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	High Iout = -2 mA	
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA	

- Notes:
- I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.
  - Address can be changed once or less while RAS = V<sub>LI</sub>.
  - Address can be changed once or less while CAS = V<sub>HI</sub>.

### Capacitance (Ta = 25°C, V<sub>CC</sub> = 5 V ± 5%)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C <sub>II</sub>	—	20	pF	1
Input capacitance (CAS, WE, OE)	C <sub>IE</sub>	—	20	pF	1
Input capacitance (RAS)	C <sub>IS</sub>	—	78	pF	1
I/O capacitance (DQ)	C <sub>IO</sub>	—	20	pF	1, 2

- Notes:
- Capacitance measured with Boonton Meter or effective capacitance measuring method.
  - CAS = V<sub>HI</sub> to disable Dout.

## HB56U472E-6B/7B/8B

**AC Characteristics** ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ )<sup>\*1, \*2, \*18, \*19</sup>

### Test Conditions

- Input rise and fall times: 2 ns
- Input levels:  $V_{IL} = 0\text{ V}$ ,  $V_{IH} = 3.0\text{ V}$
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	104	—	124	—	144	—	ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	40	—	50	—	60	—	ns	
$\overline{\text{CAS}}$ precharge time	$t_{CP}$	10	—	13	—	15	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	60	10000	70	10000	80	10000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	10	10000	13	10000	15	10000	ns	
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	10	—	13	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	20	47	20	55	ns	3
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	15	25	15	30	15	35	ns	4
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20	—	23	—	25	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	48	—	58	—	68	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to Din delay time	$t_{OED}$	20	—	23	—	25	—	ns	5
$\overline{\text{OE}}$ delay time from Din	$t_{DZO}$	0	—	0	—	0	—	ns	6
$\overline{\text{CAS}}$ delay time from Din	$t_{DZC}$	0	—	0	—	0	—	ns	6
Transition time (rise and fall)	$t_f$	2	50	2	50	2	50	ns	7
Refresh period (4,096 cycles)	$t_{REF}$	—	64	—	64	—	64	ms	

## HB56U472E-6B/7B/8B

### Read Cycle

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	—	80	ns	8, 9
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	20	—	23	—	25	ns	9, 10, 17
Access time from address	$t_{\text{AA}}$	—	35	—	40	—	45	ns	9, 11, 17
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	—	20	—	23	—	25	ns	9
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	ns	12
Read command hold time from $\overline{\text{RAS}}$	$t_{\text{RCHR}}$	60	—	70	—	80	—	ns	
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	35	—	40	—	45	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	$t_{\text{CAL}}$	18	—	23	—	28	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	2	—	2	—	2	—	ns	
Output data hold time	$t_{\text{OH}}$	3	—	3	—	3	—	ns	
Output data hold time from $\overline{\text{OE}}$	$t_{\text{OHO}}$	3	—	3	—	3	—	ns	
Output buffer turn-off time	$t_{\text{OFF}}$	—	20	—	20	—	20	ns	13
Output buffer turn-off to $\overline{\text{OE}}$	$t_{\text{OEZ}}$	—	20	—	20	—	20	ns	13
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	20	—	23	—	25	—	ns	5
Output data hold time from $\overline{\text{RAS}}$	$t_{\text{OHR}}$	3	—	3	—	3	—	ns	
Output buffer turn-off to $\overline{\text{RAS}}$	$t_{\text{OFR}}$	—	15	—	15	—	15	ns	
Output buffer turn-off to $\overline{\text{WE}}$	$t_{\text{WEZ}}$	—	20	—	20	—	20	ns	
$\overline{\text{WE}}$ to Din delay time	$t_{\text{WED}}$	20	—	23	—	25	—	ns	
$\overline{\text{RAS}}$ to Din delay time	$t_{\text{RDD}}$	15	—	18	—	20	—	ns	

### Write Cycle

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command setup time	$t_{\text{WCS}}$	0	—	0	—	0	—	ns	14
Write command hold time	$t_{\text{WCH}}$	10	—	13	—	15	—	ns	
Write command pulse width	$t_{\text{WCP}}$	10	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	15	—	18	—	20	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	10	—	13	—	15	—	ns	
Data-in setup time	$t_{\text{DS}}$	0	—	0	—	0	—	ns	15
Data-in hold time	$t_{\text{DH}}$	15	—	18	—	20	—	ns	15

## HB56U472E-6B/7B/8B

### Read-Modify-Write Cycle

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	$t_{RWC}$	149	—	175	—	199	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	87	—	100	—	112	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	37	—	43	—	47	—	ns	14
Column address to $\overline{WE}$ delay time	$t_{AWD}$	52	—	60	—	67	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	$t_{OEH}$	15	—	18	—	20	—	ns	

### Refresh Cycle

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	10	—	10	—	10	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	10	—	10	—	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	$t_{WRP}$	5	—	5	—	5	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	$t_{WRH}$	10	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	0	—	0	—	0	—	ns	

### EDO Page Mode Cycle

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
EDO page mode cycle time	$t_{HPC}$	25	—	30	—	35	—	ns	20
EDO page mode $\overline{RAS}$ pulse width	$t_{RASP}$	—	100000	—	100000	—	100000	ns	16
Access time from $\overline{CAS}$ precharge	$t_{CPA}$	—	40	—	45	—	50	ns	9, 17
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{CPRH}$	40	—	45	—	50	—	ns	
Output data hold time from $\overline{CAS}$ low	$t_{DOH}$	3	—	3	—	3	—	ns	9, 17
$\overline{CAS}$ hold time refferd $\overline{OE}$	$t_{COL}$	10	—	13	—	15	—	ns	
$\overline{CAS}$ to $\overline{OE}$ setup time	$t_{COP}$	5	—	5	—	5	—	ns	
Reas command hold time from $\overline{CAS}$ precharge	$t_{RCHC}$	35	—	40	—	45	—	ns	


### EDO Page Mode Read-Modify-Write Cycle

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
EDO page mode read-modify-write cycle time	$t_{PRWC}$	79	—	90	—	99	—	ns	
$\overline{WE}$ delay time from $\overline{CAS}$ precharge	$t_{CPW}$	54	—	62	—	69	—	ns	14

- Notes:
1. AC measurements assume  $t_T = 2$  ns.
  2. An initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh cycle or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh).
  3. Operation with the  $t_{\text{RCD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RCD}}$  (max) is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}$  (max) limit then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  4. Operation with the  $t_{\text{RAD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RAD}}$  (max) is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  5. Either  $t_{\text{OED}}$  or  $t_{\text{CDD}}$  must be satisfied.
  6. Either  $t_{\text{DZO}}$  or  $t_{\text{DZC}}$  must be satisfied.
  7.  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
  8. Assumes that  $t_{\text{RCD}} < t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} < t_{\text{RAD}}$  (max). If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  9. Measured with a load circuit equivalent to 1TTL loads and 100 pF.
  10. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\geq t_{\text{RAD}} + t_{\text{AA}}$  (max).
  11. Assumes that  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\leq t_{\text{RAD}} + t_{\text{AA}}$  (max).
  12. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
  13.  $t_{\text{OFF}}$  (max) and  $t_{\text{OEZ}}$  (max) is define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
  14.  $t_{\text{WCS}}$ ,  $t_{\text{RMD}}$ ,  $t_{\text{CMD}}$ ,  $t_{\text{CPW}}$  and  $t_{\text{AWD}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{\text{WCS}} \geq t_{\text{WCS}}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{RMD}} \geq t_{\text{RMD}}$  (min),  $t_{\text{CMD}} \geq t_{\text{CMD}}$  (min), and  $t_{\text{AWD}} \geq t_{\text{AWD}}$  (min) or  $t_{\text{CWD}} \geq t_{\text{CWD}}$  (min),  $t_{\text{AWD}} \geq t_{\text{AWD}}$  (min) and  $t_{\text{CPW}} \geq t_{\text{CPW}}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  15. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in early write cycle and to  $\overline{\text{WE}}$  leading edge in delayed write or read-modify-write cycles.
  16.  $t_{\text{RASp}}$  defines  $\overline{\text{RAS}}$  pulse width in EDO page mode cycles.
  17. Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  or  $t_{\text{CPA}}$ .
  18. In delayed write or read-modify-write cycle,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device. After  $\overline{\text{RAS}}$  is reset, if  $t_{\text{OEH}} \geq t_{\text{CWL}}$ , the DQ pin will remain open circuit (high impedance); if  $t_{\text{OEH}} \leq t_{\text{CWL}}$ , invalid data will be out at each DQ.
  19. All the  $V_{\text{CC}}$  and  $V_{\text{SS}}$  pins shall be supplied with the same voltages.
  20.  $t_{\text{HPC}}$  (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode  $\overline{\text{RAS}}$  cycle (EDO page mode mix cycle (1), (2)), minimum value of  $\overline{\text{CAS}}$  cycle ( $t_{\text{CAS}} + t_{\text{CP}} + 2t_1$ ) becomes greater than the specified  $t_{\text{HPC}}$  (min) value. The value of  $\overline{\text{CAS}}$  cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
  21. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally causes large  $V_{\text{CC}} / V_{\text{SS}}$  line noise, which causes to degrade  $V_{\text{IH}}$  min /  $V_{\text{IL}}$  max level.




# HB56U472E-6B/7B/8B




# HB56U472E-6B/7B/8B

## Delay Write Cycle




Read-Modify-Write Cycle




# HB56U472E-6B/7B/8B

## $\overline{\text{RAS}}$ -Only Refresh Cycle




$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Cycle




# HB56U472E-6B/7B/8B

## EDO Page Mode Read Cycle




EDO Page Mode Early Write Cycle




# HB56U472E-6B/7B/8B

## EDO Page Mode Delayed Write Cycle




EDO Page Mode Read-Modify-Write Cycle



# HB56U472E-6B/7B/8B

## EDO Page Mode Mix Cycle (1)






# HB56U472E-6B/7B/8B

## Physical Outline

Unit: mm/inch



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

# HITACHI

## Hitachi, Ltd.

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### For further information write to:

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

---

**HB56U472E-6B/7B/8B**

---

**Revision Record**

---

<b>Rev.</b>	<b>Date</b>	<b>Contents of Modification</b>	<b>Drawn by</b>	<b>Approved by</b>
0.0	Mar. 09, '96	Initial issue	S. Tsukui	K. Tsuneda

---