MEMORY

COS 4 M × 1 BIT FAST PAGE MODE DYNAMIC RAM

MB814100D-60/-70

CMOS 4,194,304 × 1 Bit Fast Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB814100D is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells in $4M \times 1$ configuration. The MB814100D features a "fast page" mode of operation whereby high-speed random access of up to 2,048-bits of data within the same row can be selected. The MB814100D DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and wide bandwidth are basic requirements of the design. Since the standby current of the MB814100D is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814100D is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814100D are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

Para	meter	MB814100D-60	MB814100D-70		
RAS Access Time		60 ns max.	70 ns max.		
CAS Access Time		15 ns max.	20 ns max.		
Address Access Time	е	30 ns max.	35 ns max.		
Randam Cycle Time		110 ns min.	125 ns min.		
Fast Page Mode Cyc	le Time	40 ns min.	45 ns min.		
Low Power	Operating Current	605 mW max.	550 mW max.		
Dissipation	Standby Current	11 mW max. (TTL level) / 5.5 mW max. (CMOS level)			

- 4,194,304 words × 1 Bit organization
- Silicon gate, CMOS, 3D-Stacked capacitor Cell
- · All input and output are TTL compatible
- 1024 refresh cycles every 16.4 ms
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	Vin, Vout	−1 to +7	V
Voltage of Vcc supply relative to Vss	Vcc	-1 to +7	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	louт	±50	mA
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


■ PACKAGE



Plastic SOJ Package (LCC-26P-M04)

Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB814100D-xxPJN




■ CAPACITANCE

 $(T_A=25^{\circ}C, f=1MHz)$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to A10, DIN	CIN₁	_	5	pF
Input Capacitance, RAS, CAS, WE	CIN ₂	_	7	pF
Output Capacitance, Dout	Соит	_	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS



■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Cupply Valtage*	1	V cc	4.5	5.0	5.5	\ \/	
Supply Voltage*		Vss	0	0	0] '	
Input High Voltage, all inputs*	1	VIH	2.4	_	6.5	V	0 5°C to + 70°C
Input Low Voltage, all inputs*	1	VIL	-2.0	_	0.8	V	

^{* :} Reference Voltage : Vss = 0 V

Note: Recommended operating conditions are the recommended values for guarantee of LSI's normal logic operations.

Under this conditions, the limits value of electrical characteristic (AD/DC)is guaranteed.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty two input bits are required to decode any one of 4,194,304 cell addresses in the memory matrix. Since only eleven address bits are available, the column and row inputs are separately strobed by $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ as shown in Figure 5. First, eleven row address bits are input on pins A₀-through-A₁₀ and latched with the row address strobe ($\overline{\text{RAS}}$) then, eleven column address bits are input and latched with the column address strobe ($\overline{\text{CAS}}$). Both row and column addresses must be stable on or before the falling edge of $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$, respectively. The address latches are of the flow-through type; thus, address information appearing after that (min.)+ this automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of two basic ways--an early write cycle and a read-modify-write cycle. The falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by $\overline{\text{CAS}}$ and the setup/hold times are referenced to $\overline{\text{CAS}}$ because $\overline{\text{WE}}$ goes Low before $\overline{\text{CAS}}$. In a delayed write or a read-modify-write cycle, $\overline{\text{WE}}$ goes Low after $\overline{\text{CAS}}$; thus, input data is strobed by $\overline{\text{WE}}$ and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max.) is satisfied.

tcac: from the falling edge of CAS when tRCD is greater than tRCD (max.).

taa: from column address input when tRAD is greater than tRAD (max.).

The data remains valid until CAS returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 2,048-bits can be accessed and, when multiple MB 814100Ds are used, \overline{CAS} is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Note 3

Parameter	Notes	Cumbal	Condition		Unit			
Parameter	Notes	Symbol	Condition	Min.	Тур.	Max.	Unit	
Output High Voltage	1	V он	lон = −5.0 mA	2.4	_	_	v	
Output Low Voltage	1	Vol	loL = 4.2 mA	_		0.4	V	
Input Leakage Current (Any Input)	I _{I(L)}	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \text{ 5.5 V}; \\ 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}; \\ \text{V}_{\text{SS}} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$	-10	_	10	μΑ	
Output Leakage Current		lo(L)	0V≤Vouт≤5.5V; Data out disabled	-10	_	10		
Operating Current (Average Power	MB814100D-60	lcc1	RAS & CAS cycling;			110	mA	
Supply Current) 2	MB814100D-70 tac = min		trc = min.			100		
Standby Current (Power Supply	TTL level	lcc2	$\overline{RAS} = \overline{CAS} = V_{IH}$		_	2.0	- mA	
Current)	CMOS level	1002	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 \text{ V}$			1.0		
Refresh Current #1 (Average Power	MB814100D-60	Іссз	CAS = V _{IH} , RAS cycling;		_	110	mA.	
Supply Current) 2	MB814100D-70	1003	tro = min.			100	III/X	
Fast Page Mode	MB814100D-60	lcc4	RAS = V _{IL,} CAS cycling;	_	_	55	mA	
Current 2	MB814100D-70	1004	t _{PC} = min.			50		
Refresh Current #2 (Average Power	MB814100D-60	lcc5	RAS cycling; CAS-before-RAS;	_	_	110	mA	
Supply Current) 2	MB814100D-70	1000	tac = min.			100	1117	

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

N.a	No. Parameter	Notes	Complete	MB814	100D-60	MB814	Unit	
No.	Falametel		Symbol	Min.	Max.	Min.		Max.
1	Time Between Refresh		t ref	_	16.4	_	16.4	ms
2	Random Read/Write Cycle Time		t rc	110	_	125	_	ns
3	Read-Modify-WriteCycle Time		trwc	130	_	150	_	ns
4	Access Time from RAS		trac	_	60		70	ns
5	Access Time from CAS	6, 9	tcac	_	15	_	20	ns
6	Column Address Access Time	7, 9	taa	_	30	_	35	ns
7	Output Hold Time	8, 9	tон	0	_	0	_	ns
8	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time	10	t off		15	_	15	ns
10	Transition Time		t⊤	2	50	2	50	ns
11	RAS Precharge Time		t RP	40	_	45	_	ns
12	RAS Pulse Width		tras	60	100000	70	100000	ns
13	RAS Hold Time		t RSH	15	_	20	_	ns
14	CAS to RAS Precharge Time		tcrp	5	_	5	_	ns
15	RAS to CAS Delay Time	11, 12	trcd	20	45	20	50	ns
16	CAS Pulse Width		t cas	15	_	20	_	ns
17	CAS Hold Time		tсsн	60	_	70	_	ns
18	CAS Precharge Time (Normal)	17	t cpn	10	_	10	_	ns
19	Row Address Set Up Time		tasr	0	_	0	_	ns
20	Row Address Hold Time		trah	10	_	10	_	ns
21	Column Address Set Up Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		t cah	15	_	15	_	ns
23	RAS to Column Address Delay Tim	13	trad	15	30	15	35	ns
24	Column Address to RAS Lead Time		tral	30	_	35	_	ns
25	Column Address to CAS Lead Time		t cal	30	_	35	_	ns
26	Read Command Set Up Time		trcs	0	_	0	_	ns
27	Read Command and Hold Time Referenced to RAS	14	t rrh	0	_	0	_	ns
28	Read Command and Hold Time Referenced to CAS	14	t rch	0	_	0	_	ns
29	Write Command Set Up Time	15	t wcs	0	_	0	_	ns
30	Write Command Hold Time		t wcH	10	<u> </u>	10	_	ns


■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Davamatar	Notos	Symbol	MB814	100D-60	MB814	Unit	
NO.	Parameter	Notes	Syllibol	Min.	Max.	Min.	Max.	Onit
31	WE Pulse Width		tw₽	10	_	10	_	ns
32	Write Command to RAS Lead Time		t RWL	15	_	20	_	ns
33	Write Command to CAS Lead Time		t cwL	20	_	20		ns
34	DIN Set Up Time		t os	0	_	0	_	ns
35	DIN Hold Time	19	t dH	15/18	_	15/18		ns
36	RAS to WE Delay Time	15	t rwd	60	_	70	_	ns
37	CAS to WE Delay Time	15	t cwp	15	_	20		ns
38	Column Address to WE Lead Time	15	tawd	30	_	35	_	ns
39	RAS Precharge Time to CAS Active Time (Refresh cycles)		t rpc	10	_	10	_	ns
40	CAS Set Up Time for CAS -before- RAS Refresh		tcsr	0	_	0	_	ns
41	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before-RAS Refresh		t chr	10	_	10	_	ns
42	WE Set Up Time from RAS*18	18	twsr	10	_	10		ns
43	WE Hold Time from RAS*18	18	twhr	10	_	10	_	ns
44	Fast Page Mode RAS Pulse Width		t rasp		200000	_	200000	ns
45	Fast Page Mode Read/Write Cycle Time		t PC	40	_	45	_	ns
46	Fast Page Mode Read-Modify-Write Cycle Time		tprwc	65	_	70	_	ns
47	Access Time from CAS Precharge	9, 16	t cpa	_	35	_	40	ns
48	Fast Page Mode CAS Precharge Time		t cp	10	_	10	_	ns
49	Fast Page Mode RAS Hold Time CAS Precharge		t rhcp	35		40		ns
50	Fast Page Mode CAS Precharge Time WE Delay Time		tcpwd	35	_	40		ns

Notes: 1. Referenced to Vss.


- 2. loc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - lcc depends on the number of address change as $\overline{RAS} = V_{\parallel}$ and $\overline{CAS} = V_{\parallel}$, $V_{\parallel} > -0.5$ V. lcc1, lcc3 and lcc5 are specified at one time of address change during $\overline{RAS} = V_{\parallel}$ and $\overline{CAS} = V_{\parallel}$. lcc4 is specified at one time of address change during one Page cycle.
- 3. An Initial pause (RAS=CAS=V_H) of 200 μs is required after power-up followed by RAS only refresh cycle or CAS before RAS refresh cycle (WE= "H") before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of RAS only refresh cycle are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- 5. $V_{\mathbb{H}}$ (min.) and $V_{\mathbb{L}}$ (max.) are reference levels for measuring timing of input signals. Also transition times are measured between $V_{\mathbb{H}}$ (min.) and $V_{\mathbb{L}}$ (max.).
- 6. Assumes that trcd ≤ trcd (max.) and trad ≤ trad (max.). If trcd > trcd (max.) or trad > trad (max.), trac will be increased by the amount that trcd or trcd exceeds the maximum recommended value shown in this table. Refer to Fig. 2 and 3.
- 7. If $trob \ge trob$ (max.), $trab \ge trab$ (max.), and $tasc \ge taa tcac t\tau$, access time is toac.
- 8. If trad \geq trad (max.) and tasc \leq taa tcac tt, access time is taa.
- Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff is specified that output buffer change to high impedance state.
- 11. Operation within the trop (max.) limit ensures that trac (max.) can be met. trop (max.) is specified as a reference point only; if trop is greater than the specified trop (max.) limit, access time is controlled exclusively by trac or trac.
- 12. t_{RCD} (min.) = t_{RAH} (min.) + 2 t_{T} + t_{ASC} (min.).
- 13. Operation within the trad (max.) limit ensures that trad (max.) can be met. trad (max.) is specified as a reference point only; if trad is greater than the specified trad (max.) limit, access time is controlled exclusively by toac or trad.
- 14. Either trand or trach must be satisfied for a read cycle.
- 15. twos, trwo, towo and tawo are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twos ≥ twos (min.), the cycle is a Early-Write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If twro ≥ twro (min.), towo ≥ towo (min.) and tawo ≥ tawo (min.), the cycle is a Read-Modify-Write cycle and data out pin will contain data read from the selected cell. If WE is falled when neither of above sets of conditions is satisfied, the cycle is a Delayed-Write cycle and the writing to the selected cell is executed when trwl, towl, toal and tral are satisfied, but the condition of the data out pin is indeterminated.
- 16. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
- 17. Assumes that CAS-before-RAS refresh.
- 18. Assumes that Test mode function.
- 19. If $t_{RCD} \le t_{RCD}$ (max.), $t_{DH} = 18$ ns. Otherwise, $t_{DH} = 15$ ns





■ FUNCTIONAL TRUTH TABLE


Operation Made	Clock Input		Address		Input Data		Refresh	Note	
Operation Mode	RAS	CAS	WE	Row	Column	Input	Oupput	nellesii	Note
Standby	Н	Н	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min.)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min.)
Read-Modify-Write Cycle	L	L	H→L	Valid	Valid	X→ Valid	Valid	Yes*	tcwo ≥ tcwo (min.)
RAS-only Refresh Cycle	L	Н	х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min.)
Hidden Refresh Cycle	H→L	L	Н	_	_	_	Valid	Yes	Previous data is kept.
Test Mode Set Cycle (CBR)	L	L	L	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min.) twsr ≥ twsr (min.)
Test Mode Set Cycle (Hidden)	H→L	L	L	_	_	_	Valid	Yes	tcsr ≥ tcsr (min.) twsr ≥ twsr (min.)


X; "H" or "L"
*; It is impossible in Fast Page Mode

















Fig. 12 – CAS-BEFORE–RAS REFRESH (ADDRESS = DIN = "H" or "L")

RAS VII.

CAS VII.


DOUT VOIL

DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low


for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.

WE must be held High for the specified set up time (twsn) before RAS goes low in order not to enter "test mode".



The hidden refresh is executed by keeping $\overline{\text{CAS}}$ "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the $\overline{\text{CAS}}$ is kept low continuously from previous cycle, followed refresh cycle should be $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh. WE must be held "H" for the specified set up time (twsh) before $\overline{\text{RAS}}$ goes "L" for the second time in order not to enter "test mode" to be specified later.

In addition, when a hidden refresh is executed, $\overline{\text{CAS}}$ must be high by the specified timing tens before read cycle, write cycle, read-write/ read-modify-write or page-mode cycle is executed.




Test Mode;

The purpose of this test mode is to reduce device test time to one eighth of that required to test the device conventionally. The test mode function is entered by performing a WE and CAS-before-RAS (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of eight bits which are selected by the address combination of RAio, CAo and CAio. In the write mode, data is written into eight cells simultaneously. In the read mode, the data of eight cells at the selected addresses are read back and checked in the following manner.

When the eight bits are all "L" or all "H", a "H" level is output. When the eight bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 5 ns from the specified value in the data sheet. tric, trive, tria, t



DESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, after a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits Ao through Ao are defined by the on-chip refresh counter.

Column Address: Bits Ao through Ao are defined by latching levels on Ao-Ao at the second falling edge of CAS.

The $\overline{\text{CAS}}\text{-before-}\overline{\text{RAS}}$ Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB8141	00D-60	MB814 ⁻	Unit	
110.	i arameter		Min.	Max.	Min.	Max.	UIIIL
51	Access Time from CAS	tfcac	_	15	_	20	ns
52	Column Address Hold	t FCAH	15	_	15	_	ns
53	CAS to WE Delay	trcwd	15	_	20	_	ns
54	CAS Pulse Width	t FCAS	15	_	20	_	ns
55	RAS Hold Time	t FRSH	15	_	20	_	ns
56	CAS Precharge Time	t CPT	30	_	35	_	ns

Assumes that CAS-before-RAS refresh counter test cycle only.

■ PACKAGE DIMENSIONS

