# 512K×8 Bit CMOS Dynamic RAM with Fast Page Mode

#### **FEATURES**

#### • Performance range:

	trac	tcac	t <sub>AC</sub>
KM48C512/L/SL-7	70ns	20ns	130ns
KM48C512/L/SL-8	80ns	20ns	150ns
KM48C512/L/SL-10	100ns	25ns	180ns

- · Fast Page Mode operation
- Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- · Early Write or output enable controlled write
- Dual +5V±10% power supply
- Refresh Cycle
  - 1024 cycle/16ms (Normal)
  - 1024 cycle/128ms (L-version)
  - 1024 cycle/256ms (SL-version)
- Power Dissipation
  - Standby: 11mW (Normal)

1.1mW (L-version)

0.55mW (SL-version)

- Active (70/80/100): 578/495/413mW

• JEDEC Standard pinout

Available in Plastic SOJ, ZIP and TSOP II

### GENERAL DESCRIPTION

The Samsung KM48C512/L/SL is a CMOS high speed 524,288 bit × 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.


The KM48C512/L/SL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48C512/L/SL is fabricated using Samsung's advanced CMOS process.

DataSheet4U.com

DataShe

### **FUNCTIONAL BLOCK DIAGRAM**




ataSheet4U.com

www.DataSheet4U.com




# PIN CONFIGURATION (Top Views)


#### • KM48C512J/LJ/SLJ




#### KM48C512Z/LZ/SLZ



#### • KM48C512T/LT/SLT



#### • KM48C512TR/LTR/SLTR



(TSOP(II)-Forward Type)

Pin Function
Address Input
Data In/Out
Ground
Row Address Strobe
Column Address Strobe

Pin Name	Pin Function
W	Read/Write Input
ŌE	Data Output Enable
V <sub>CC</sub>	Power(+5V)
N.C.	No Connection

DataSheet4U.com

DataSheet4U.com

et4U.com

www.DataSheet4U.com

DataShe



# **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Units	
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0		
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	Vcc	-1 to +7.0	V	
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C	
Power Dissipation	PD	700	mW	
Short Circuit Output Current	los	50	mA	

<sup>\*</sup> Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4		V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	_	0.8	V

### DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) com

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @t <sub>RC</sub> = min.)	KM48C512/L/SL-7 KM48C512/L/SL-8 KM48C512/L/SL-10	I <sub>CC1</sub>		105 90 75	mA mA mA
Standby Current (RAS = CAS = V <sub>H</sub> )		I <sub>CC2</sub>		2	mA
RAS-Only Refresh Current* (CAS = V <sub>IH</sub> , RAS, Address Cycling @t <sub>RC</sub> = min.)	KM48C512/L/SL-7 KM48C512/L/SL-8 KM48C512/L/SL-10	Iccs		105 90 75	mA mA mA
Fast Page Mode Current* (RAS = V <sub>IL</sub> , CAS, Address Cycling @t <sub>PC</sub> = min.)	KM48C512/L/SL-7 KM48C512/L/SL-8 KM48C512/L/SL-10	l <sub>CC4</sub>	_ _ _	85 75 65	mA mA mA
Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)	KM48C512 KM48C512L KM48C512SL	Iccs		1 200 100	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @t <sub>RC</sub> =min.)	KM48C512/L/SL-7 KM48C512/L/SL-8 KM48C512/L/SL-10	1006	_ _ _	105 90 75	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode Input High Voltage $(V_{IH}) = V_{CC}$ -0.2V Input Low Voltage $(V_{IL}) = 0.2V$ $\overline{CAS} = \overline{CAS}$ Before $\overline{RAS}$ Cycling or 0.2V $D_{IN} = Don't$ Care $T_{RC} = 125 \mu\text{S}(L\text{-ver}), \ T_{RC} = 250 \mu\text{S}(\text{SL-ver}),$ $T_{RAS} = T_{RAS} \text{min.} \sim 1 \mu\text{S}.$	KM48C512L KM48C512SL	l <sub>CC7</sub>		300 150	μ <b>Α</b> μ <b>Α</b>

DataShe

# DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any Input $0 \le V_{IN} \le 6.5V$ , all other pins not under test=0V)	lt L	-10	10	μΑ
Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$ )	loL	-10	10	μA
Output High Voltage Level(I <sub>OH</sub> =5mA)	V <sub>OH</sub>	2.4	_	V
Output Low Voltage Level(I <sub>OL</sub> =4.2mA)	V <sub>OL</sub>		0.4	V

<sup>\*</sup> NOTE: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub> and I<sub>CC3</sub>, Address can be changed maximum two times while RAS = V<sub>IL</sub>. In I<sub>CC4</sub>, Address can be changed maximum once while CAS = V<sub>IH</sub>.

# CAPACITANCE (TA=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>IN1</sub>		6	pF
Input Capacitance (RAS, CAS, W, OE)	C <sub>IN2</sub>	_	7	pF
Output Capacitance (DQ1-DQ8)	C <sub>DQ</sub>	_	7	pF

# AC CHARACTERISTICS (0°C $\leq$ Ta $\leq$ 70°C, V $_{CC}$ =5.0V $\pm$ 10%, See notes 1, 2)

m <b>Parameter</b>	DataS	KM480	2512/L/SL-7	KM480	C512/L/SL-8	KM480	512/L/SL-10		D
r dianietei	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	t <sub>RC</sub>	130		150		180		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	180		200		240		ns	
Access time from RAS	t <sub>RAC</sub>		70		80		100	ns	3,4,11
Access time from CAS	t <sub>CAC</sub>		20		20		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
CAS to output in Low-Z	t <sub>CLZ</sub>	5		5		5		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t⊤	3	50	3	50	3	50	ns	2
RAS precharge time	t <sub>AP</sub>	50		60		70		ns	
RAS pulse width	tras	70	10,000	80	10,000	100	10,000	ns	
RAS hold time	t <sub>RSH</sub>	20		20		25		ns	<del></del>
CAS hold time	t <sub>сsн</sub>	70		80		100		ns	
CAS pulse width	tcas	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS delay time	t <sub>RCD</sub>	20	50	20	60	25	75	ns	4
RAS to column address delay time	t <sub>RAD</sub>	15	35	15	40	20	55	ns	11
CAS to RAS precharge time	t <sub>CRP</sub>	5		5		10	-	ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0.		ns	
Row address hold time	t <sub>RAH</sub>	10		10		15		ns	

### AC CHARACTERISTICS (0°C≤Ta≤70°C, V<sub>CC</sub>=5.0V±10%, See notes 1,2)

	0	KM48C	512/L/SL-7	KM48C	512/USL-8	KM48C5	12/L/SL-10	Units No	
Parameter	Symbol	Min	Мах	Min	Max	Min	Max	Uillia	Notes
Column address set-up time	t <sub>ASC</sub>	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		20		ns	
Column address hold time referenced to RAS	t <sub>AR</sub>	55		60		75	_	ns	6
Column address to RAS lead time	t <sub>RAL</sub>	35		40		50		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to CAS	t <sub>RCH</sub>	0		0		0		ns	9
Read command hold time referenced to RAS	t <sub>RRH</sub>	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twcH	15		15		20		ns	
Write command hold time referenced to RAS	twcn	55		60		75		ns	6
Write command pulse width	twe	15		15		20		ns	
Write command to RAS lead time	t <sub>RWL</sub>	20		20		25		ns	
Write command to CAS lead time	towL	20		20		25		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	t <sub>DH</sub>	15		15		20		ns	10
Data-in hold time referenced to RAS	t <sub>DHR</sub>	55		60		75		пѕ	6
Refresh period (1024 cycles)	t <sub>REF</sub>	Sneet4	U.com 16		16		16	ms	D
Refresh period (L-version)	t <sub>REF</sub>		128		128		128	ms	
Refresh period (SL-version)	t <sub>REF</sub>		256		256	<u> </u>	256	ms	
CAS to W delay time	tcwp	45		45		55		ns	8
RAS to W delay time	t <sub>RWD</sub>	95		105		130		ns	8
Column address to W delay time	tawo	60		65		75		ns	8
CAS setup time (CAS-before-RAS cycle)	t <sub>CSR</sub>	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	t <sub>CHR</sub>	10		10		10		ns	
RAS precharge to CAS hold time	t <sub>RPC</sub>	10		10		10		ns	
CAS precharge time (C-B-R counter test cycle)	t <sub>CPT</sub>	35		40		50		ns	
Access time from CAS precharge	t <sub>CPA</sub>		40		45		50	ns	3
Fast page mode cycle time	t <sub>PC</sub>	45		50		55		ns	
Fast page mode read-modify-write cycle time	terwo	95		100		115		ns	<u> </u>
RAS pulse width (fast page mode)	trasp	70	100K	80	100K	100	100K	ns	
RAS hold time from CAS precharge	t <sub>RHCP</sub>	40		45		50		ns	
CAS precharge time (fast page mode)	t <sub>CP</sub>	10		10		10		ns	
RAS hold time referenced to OE	t <sub>ROH</sub>	20		20		20		ns	
Access time from OE	toea		20		20		25	ns	
OE to data-in delay time	toed	20		20		25		ns	
Output buffer turn off delay time from OE	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	
he OE command hold time	toen	20		20		25		wwwsp	ataSheet4

#### **NOTES**

- 1. An initial pause of 200µs is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycle before proper device operation is achieved.
- 2. V<sub>IH</sub>(min) and V<sub>IL</sub>(max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub>(min) and V<sub>IL</sub>(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t<sub>RCD</sub>(max) limit insures that t<sub>RAC</sub>(max) can be met. t<sub>RCD</sub>(max) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Assumes that t<sub>RCD</sub>≥t<sub>RCD</sub>(max).
- 6. tar, twcn, tohn are referenced to trad(max).
- t<sub>OFF(max)</sub> defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> to V<sub>OL</sub>.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs>twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd>tcwd(min), trwd>trwd(min) and tawd>tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t<sub>RCH</sub> or r<sub>RRH</sub> must be satisfied for a read cycle.
- 10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
- 11. Operation within the t<sub>RAD</sub>(max) limit insures that t<sub>RAC</sub>(max) can be met. t<sub>RAD</sub>(max) is specified as a reference point ony. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max) limit, then access time is controlled by t<sub>AA</sub>.

#### TIMING DIAGRAMS



DataShe ter ĤAS tcsh TORP TRCD **t**RSH CAS VIL THAD tRAL **t**ASR TRAH TASC t<sub>CAH</sub> ROW ADDRESS COLUMN tech <u>t</u>RCS tea-W <sup>t</sup>ROH ŌĒ toff **TCAC** TRAC IOE2 VALID DATA-OUT DQ<sub>1</sub>-DQ<sub>8</sub>








### **CMOS DRAM**


# KM48C512/L/SL

### TIMING DIAGRAMS (Continued)

### WRITE CYCLE (EARLY WRITE)








DON'T CARE

www.DataSheet4U.com




DataSheet4U.com

### **READ-MODIFY-WRITE CYCLE**



FAST PAGE MODE READ CYCLE






www.DataSheet4U.com




DataSheet4U.com




### **RAS-ONLY REFRESH CYCLE**

Note:  $\overline{W}$ ,  $\overline{OE}$  = Don't care



# CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A=Don't Care







#### HIDDEN REFRESH CYCLE (READ) TRAS .tgp · IRAS VIHtar RAS VIL-**TRCD** tesh tcha **t**CRP VIH-CAS **t**RAD tasc **t**CAH tase --- trah COLUMN - tarh ŌĒ -toff tcLz -toez TRAC Vон---DQ1-DQ8 VALID DATA-OUT et4U.OMIDDEN REFRESH CYCLE (WRITE) DataSheet4U.com DataShe **tRC** -- trc tee. tras VIH-RAS VIL-**TRSH t**CRF TRCD VIH-CAS VIL-TRAD TASC **tcan** tase -TRAH COLUMN

DQ<sub>1</sub>-DQ<sub>8</sub>

 $\overline{\mathbf{w}}$ 

ŌE

twcs -

tos

- twch -

∙t<sub>DH</sub>

VALID DATA


†DHR

www.DataSheet4U.com

DON'T CARE



# CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



www.DataSheet4U.com



DataSheet4U.com

### DEVICE OPERATION

#### **Device Operation**

The KM48C512/L/SL contains 4,194,304 memory locations arranged in 8 groups of 524,288 x 1 bit each. Ninteen address bits are required to address a particular memory location. Since the KM48C512/L/SL has only 10 address input pins, time multiplexed addressing is used to input 10 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address

Operation of the KM48C512/L/SL begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM48C512/L/SL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t<sub>RP</sub>) requirement.

#### RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by t<sub>BAS</sub>(min) and t<sub>CAS</sub>(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t<sub>RP</sub>, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM48C512/L/SL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

#### Read

A read cycle is achieved by maintaining the write enable input(W) high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition. If CAS goes low before t<sub>RCD</sub>(max) and if the column address is valid before t<sub>RAD</sub>(max) then the access time to valid data is specified by t<sub>RAC</sub>(min). However, if CAS goes low after t<sub>RCD</sub>(max) or if the column address becomes valid after t<sub>RAD</sub>(max), access is specified by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ . In order to achieve the minimum access time, t<sub>RAC</sub>(min), it is necessary to meet both t<sub>BCD</sub>(max) and t<sub>BAD</sub>(max).

#### Write

The KM48C512/L/SL can perform early write, late write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between W, OE, CAS. In any type of write cycle. Data-in must be valid at or before the falling edge of W or CAS, whichever is later.

Early Write: An early write cycle is performed by bringing W low before CAS. The 8-bit wide data at the data I/O pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the OE input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cells. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write timing requirements. The OE input must be low during the time defined by  $t_{\text{OEA}}$  for data to appear at the outputs. If  $t_{\text{CWD}}$ and tewn are not met output may contain invalid data. Conforming to the OE timing requirements prevents bus contention on the KM48C512/L/SL DQ pins.

#### **Data Output**

The KM48C512/L/SL has a three-state output buffers which are controlled by CAS and OE. Whenever either CAS or OE is high (V<sub>IH</sub>), the outputs are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the outputs, the outputs enter into the low impedance state in the time specified by touz after the falling edge of CAS. Invalid data may be present at the output during the time after  $t_{\text{CLZ}}$  and before the valid data appears at the output. The timing parameters to cac. t<sub>BAC</sub> and t<sub>AA</sub> specify when the valid data will be present at the output. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM48C512/L/SL operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, OE controlled write, CAS-only cycle.

Indeterminate Output State: Delayed Write (town or tawn times are not met)

www.DataSheet4U.com



DataShe

# **DEVICE OPERATION** (Continued)

#### Refresh

The data in the KM48C512/L/SL is stored as a charge on microscopic capacitor within each memory cell. The stored charge tends to dissipate over time and will affect data integrity if the charge is not periodically refreshed. Refresh of the individual storage cells is accomplished by accessing all rows within the refresh period (t<sub>REF</sub>) off within 16ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 1024 row address (A0-A9).

CAS-before-RAS Refresh: The KM48C512/L/SL has CASbefore-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS input is held low for the specified set up time (tcsR) before RAS transitions low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be pertaSherefresh counter. formed while maintaining the latest valid data at the output by extending either input active time and cycling RAS. The hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM48C512/L/SL by using read, write or read-modifywrite cycles. Whenever a row is accessed, all the cells in the row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

#### Fast Page Mode

The KM48C512/L/SL has Fast page mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

### CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry. The cycle begins as a CAS-before-RAS refresh operation. Then, if CAS is asserted high and then low again while RAS is asserted low, the read and write operations are enabled. In this method, the row address bits A0 through A9 are supplied by on chip

DataShe


#### Power-up


If  $\overline{RAS} = V_{ss}$  during power-up, the KM48C512/L/SL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that RAS and  $\overline{CAS}$  track with  $V_{cc}$  during power-up or be held a valid V<sub>IH</sub> in order to minimize the power-up current.




# PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)








et4U.com

DataSheet4U.com

#### DataShe


#### 28-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE





# 28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



DataSheet4U.com

www.DataSheet4U.com