512K x 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	trac	tcac	t _{RC}
KM48C512A/AL/ALL-6	60ns	15ns	110ns
KM48C512A/AL/ALL-7	70ns	20ns	130ns
KM48C512A/AL/ALL-8	80ns	20ns	150ns

- Fast Page Mode operation
- Self Refresh operation (LL-version)
- Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Dual +5V±10% power supply
- Refresh Cycle
 - 1024 cycle/16ms (Normal)
 - 1024 cycle/128ms (L-version)
 - 1024 cycle/128ms (LL-version)
- Power Dissipation
 - Standby: 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.83mW (LL-version)
 - Active (60/70/80): 495/440/385 mW
- JEDEC Standard pinout
- · Available in Plastic SOJ, ZIP and TSOP II

GENERAL DESCRIPTION


The Samsung KM48C512A/AL/ALL is a CMOS high speed 524,288 bit × 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM48C512A/AL/ALL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48C512A/AL/ALL is fabricated using Samsung's advanced CMOS process.

DataShe

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG


DataSheet4U.com

ELECTRONICS


DataShe

PIN CONFIGURATION (Top Views)


• KM48C512AJ/ALJ/ALLJ




• KM48C512AZ/ALZ/ALLZ



• KM48C512AT/ALT/ALLT



• KM48C512ATR/ALTR/ALLTR



(TSOP(II)-Reverse '	Type)
---------------------	------	---

Pin Name	Pin Function
A ₀ -A ₉	Address Input
DQ ₁₋₈	Data In/Out
V _{SS}	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe

Pin Name	Pin Function
W	Read/Write Input
OE	Data Output Enable
V _{CC}	Power(+5V)
N.C.	No Connection

et4U.com

DataShe

DataShe

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	٧
Voltage on V _{CC} Supply Relative to V _{SS}	Vcc	-1 to +7.0	٧
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	PD	700	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V .
Input High Voltage	V _{IH}	2.4		V _{CC} +1	V
Input Low Voltage	VIL	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @t _{RC} = min.)	KM48C512A/AL/ALL-6 KM48C512A/AL/ALL-7 KM48C512A/AL/ALL-8	I _{CC1}	- -	90 80 70	mA mA mA
Standby Current (RAS = CAS = V _{IH})		I _{CC2}	_	2	mA
RAS-Only Refresh Current* (CAS = V _{IH} , RAS, Address Cycling @t _{RC} = min.)	KM48C512A/AL/ALL-6 KM48C512A/AL/ALL-7 KM48C512A/AL/ALL-8	I _{CC3}		90 80 70	mA mA mA
Fast Page Mode Current* (RAS = V _{IL} , CAS, Address Cycling @t _{PC} = min.)	KM48C512A/AL/ALL-6 KM48C512A/AL/ALL-7 KM48C512A/AL/ALL-8	I _{CC4}	_ _ _	80 70 65	mA mA mA
Standby Current (RAS = CAS = V _{CC} - 0.2V)	KM48C512A KM48C512AL KM48C512ALL	I _{CC5}	_ _ _	1 200 150	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @t _{RC} = min.)	KM48C512A/AL/ALL-6 KM48C512A/AL/ALL-7 KM48C512A/AL/ALL-8	I _{CC6}	_ _ _	90 80 70	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode Input High Voltage $(V_{IH}) = V_{CC}$ -0.2V Input Low Voltage $(V_{IL}) = 0.2V$ $\overline{CAS} = V_{IL}$ $D_{IN} = Don't Care$ $T_{RC} = 125\mu S T_{RAS} = T_{RAS} min. ~ 1\mu S$	KM48C512AL	I _{CC7}		300	μА
Self Refresh Current $\overrightarrow{RAS} = \overrightarrow{CAS} = 0.2V$ $\overrightarrow{W} = \overrightarrow{OE} = A0 \sim A9$: V_{cc} -0.2V or 0.2V $\overrightarrow{DQ1} \sim 8 = V_{cc}$ -0.2V, 0.2V or OPEN	KM48C512ALL	Iccs	_	200	μΑ



DataSh

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any Input 0≤V _{IN} ≤6.5V, all other pins not under test=0V)	lit	-10	10	μА
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	lor	-10	10	μА
Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	_	V
Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	_	0.4	٧

^{*} NOTE: l_{CC1} , l_{CC3} , l_{CC4} and l_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. l_{CC} is specified as an average current. In l_{CC1} and l_{CC3} , Address can be changed maximum two times while $\overline{RAS} = V_{IL}$. In l_{CC4} , Address can be changed maximum once while $\overline{CAS} = V_{IH}$.

CAPACITANCE (T_A=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₉)	Cint	_	5	pF
Input Capacitance (RAS, CAS, W, OE)	C _{IN2}	_	7	pF
Output Capacitance (DQ1-DQ8)	C _{DQ}		7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, V_{cc} = 5.0V ± 10%, See notes 1, 2)

m		0 t - ct	KM48C5	12A/AL/ALL-6	KM48C51	2A/AL/ALL-7	KM48C512A/AL/ALL-8		Units	Malaa
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes Dat
	Random read or write cycle time	t _{RC}	110		130		150		ns	
	Read-modify-write cycle time	t _{RWC}	155		185		205		ns	
	Access time from RAS	t _{RAC}		60		70		80	ns	3,4,11
	Access time from CAS	tcac		15		20		20	ns	3,4,5
_	Access time from column address	taa		30		35		40	ns	3,11
ľ	CAS to output in Low-Z	t _{CLZ}	0		0		0		ns	3
-	Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
	Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	2
	RAS precharge time	t _{RP}	40		50		60		ns	
	RAS pulse width	t _{RAS}	60	10,000	70	10,000	80	10,000	ns	
	RAS hold time	t _{RSH}	15		20		20		ns	
	CAS hold time	t _{CSH}	60		70		80		ns	
ľ	CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
ľ	RAS to CAS delay time	t _{RCD}	20	45	20	50	20	60	ns	4
ľ	RAS to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	11
ŀ	CAS to RAS precharge time	t _{CRP}	5		5		5		ns	
ľ	Row address set-up time	tasa	0		0		0		ns	
1	Row address hold time	t _{RAH}	10		10		10		ns	

SAMSUNG ELECTRONICS

www.DatkM48C512A/AL/ALL

AC CHARACTERISTICS (0°C≤Ta≤70°C, V_{CC} = 5.0V ± 10%, See notes 1, 2)


Desembles	Symbol	KM48C51	2A/AL/ALL-6	KM48C51	2A/AL/ALL-7	KM48C51	2A/AL/ALL-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	VIIII 5	HUIGS
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		15		15		ns	
Column address hold time referenced to RAS	t _{AR}	50		55		60		ns	6
Column address to RAS lead time	t _{RAL}	30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time referenced to CAS	t _{RCH}	0		0		0		ns	9
Read command hold time referenced to RAS	t _{RRH}	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twcH	10		15		15		ns	
Write command hold time referenced to RAS	twcR	45	_	55		60		ns	6
Write command pulse width	t _{WP}	10	·	15		15		ns	
Write command to RAS lead time	t _{RWL}	15		20		20		ns	
Write command to CAS lead time	towl	15		20		20		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	toH	15		15		15		ns	10
Data-in hold time referenced to RAS	t _{DHR}	50		55		60		ns	6
Refresh period (1024 cycles)	t _{REF}		16		16		16	ms	
Refresh period (L-version)	t _{REF}		128		128		128	ms	
Refresh period (LL-version)	t _{REF}		128		128		128	ms	
CAS to W delay time	tcwotaSi	lee 40 U	.com	45		45		ns	8 ,
RAS to W delay time	t _{RWD}	85		95		105		ns	8
Column address to ₩ delay time	t _{AWD}	55		60		65		ns	8
CAS setup time (CAS-before-RAS cycle)	t _{CSR}	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	t _{CHR}	10		10		10		ns	
RAS precharge to CAS hold time	t _{RPC}	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	t _{CPT}	20		25		30		ns	
Access time from CAS precharge	t _{CPA}		35		40		45	ns	3
Fast page mode cycle time	t _{PC}	40		45		50		ns	
Fast page mode read-modify-write cycle time	t _{PRWC}	80		95		100		ns	
RAS pulse width (fast page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	t _{RHCP}	30		40		45		ns	
CAS precharge time (fast page mode)	t _{CP}	10		10		10		ns	
RAS hold time referenced to OE	t _{ROH}	15		20		20		ns	
Access time from OE	toea		15		20		20	ns	
OE to data-in delay time	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	15	0	20	0	20	ns	
OE command hold time	toeh	15		20		20		ns	
RAS pulse width (C-B-R self refresh	trass	100		100		100		μS	12
RAS precharge time (C-B-R self refresh)	taps	110		130		150		ns	12
CAS hold time (C-B-R self refresh)	t _{CHS}	0		0		0		ns www.Dat	



NOTES


- 1. An initial pause of 200µs is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycle before proper device operation is achieved.
- 2. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that t_{RCD}≥t_{RCD}(max).
- 6. tan, twcn, tohn are referenced to tnab(max).
- 7. to Voi.
- 8. twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD}(min), t_{RWD}≥t_{RWD}(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or r_{RRH} must be satisfied for a read cycle.
- 10. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAD}(max) can be met. t_{RAD}(max) is specified as a reference point ony. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.
- 12. 1024 cycle of Burst Refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification. (LL-version)

TIMING DIAGRAMS






WRITE CYCLE (EARLY WRITE)



WRITE CYCLE (OE CONTROLLED WRITE)

et4U.com




DON'T CARE

www.DataSheet4U.com




READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE


et4U.com




DON'T CARE

www.DataSheet4U.com






FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: \overline{W} , \overline{OE} , A = Don't Care






HIDDEN REFRESH CYCLE (READ)





DataSheet4U.com

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE





et4U.com

DEVICE OPERATION

Device Operation

The KM48C512A/AL/ALL contains 4,194,304 memory locations arranged in 8 groups of 524,288 x 1 bit each. Ninteen address bits are required to address a particular memory location. Since the KM48C512A/AL/ALL has only 10 address input pins, time multiplexed addressing is used to input 10 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operation of the KM48C512A/AL/ALL begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM48C512A/AL/ALL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tras(min) and tcas(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t_{RP}, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM48C512A/AL/ALL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(W) high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition. If CAS goes low before t_{RCD}(max) and if the column address is valid before t_{RAO}(max) then the access time to valid data is specified by t_{RAC}(min). However, if CAS goes low after t_{RCD}(max) or if the column address becomes valid after t_{RAD}(max), access is specified by toac or tas. In order to achieve the minimum access time, t_{RAC}(min), it is necessary to meet both t_{RCD}(max) and t_{RAD}(max).

Write

The KM48C512A/AL/ALL can perform early write, late write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between W, OE, CAS. In any type of write cycle, Data-in must be valid at or before the falling edge of W or CAS, whichever is later.

Early Write: An early write cycle is performed by bringing W low before CAS. The 8-bit wide data at the data 1/O pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the OE input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cells. This cycle is achieved by bringing W low after CAS and meeting the data sheet read-modify-write timing requirements. The OE input must be low during the time defined by toea for data to appear at the outputs. If town and t_{RWD} are not met output may contain invalid data. Conforming to the OE timing requirements prevents bus contention on the KM48C512A/AL/ALL DQ pins.

Data Output

The KM48C512A/AL/ALL has a three-state output buffers which are controlled by CAS and OE. Whenever either CAS or OE is high (V_{IH}), the outputs are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the outputs, the outputs enter into the low impedance state in the time specified by t_{CLZ} after the falling edge of CAS. Invalid data may be present at the output during the time after toward and before the valid data appears at the output. The timing parameters t_{CAC}, trac and tax specify when the valid data will be present at the output. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM48C512A/AL/ALL operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, OE controlled write, CAS-only cycle.

Indeterminate Output State: Delayed Write (town or true times are not met)



DEVICE OPERATION (Continued)

Refresh

et4U.cor

DataShee 1

The data in the KM48C512A/AL/ALL is stored as a charge on microscopic capacitor within each memory cell. The stored charge tends to dissipate over time and will affect data integrity if the charge is not periodically refreshed. Refresh of the individual storage cells is accomplished by accessing all rows within the refresh period (t_{REF}) off within 16ms. (L, LL ver: 128ms) There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 1024 row address (A0-A9).

CAS-before-RAS Refresh: The KM48C512A/AL/ALL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS input is held low for the specified set up time (tcsR) before RAS transitions low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be pel-eet4U.con formed while maintaining the latest valid data at the output by extending either input active time and cycling RAS. The hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh and

Self Refresh: The self refresh is $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh to be used for long periods of standby, such as a battery back-up. In normal $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ condition, when $\overline{\text{RAS}}$ is held low above $100\mu\text{s}$ an internal timer activates an refresh operation of consecutive row addresses in DRAM. The self refresh mode is exited when either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ goes high(V_H).

Other Refresh Methods: It is also possible to refresh the KM48C512A/AL/ALL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in the row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

The KM48C512A/AL/ALL has Fast page mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry. The cycle begins as a CAS-before-RAS refresh operation. Then, if CAS is asserted high and then low again while RAS is asserted low, the read and write operations are enabled. In this method, the row address bits A0 through A9 are supplied by on chip refresh counter.

Power-up


If $\overline{RAS} = V_{SS}$ during power-up, the KM48C512A/AL/ALL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{RAS} and \overline{CAS} track with V_{CC} during power-up or be held a valid V_{IH} in order to minimize the power-up current.





DataShe

PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)








et4U.com

DataSheet4U.com


DataShee

28-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



SAMSUNG ELECTRONICS