


QUAD 2-INPUT
"NAND" GATES

MC1048
MC1248

DataSheet

Four 2-input gates designed to provide four NAND functions. The output is low if and only if the two inputs are at a high logic level.

POSITIVE LOGIC



$$2 = \overline{1 \cdot 3}$$


DC Input Loading Factor: Pins 1, 6, 8, 13 = 1.5
Pins 3, 4, 10, 11 = 1

DC Output Loading Factor = 25
Power Dissipation = 130 mW typical

**NAND GATE
SAMPLE TRUTH TABLE**

Pin No.	Inputs		Output
	1	3	2
	0	0	1
	0	1	1
	1	0	1
	1	1	0


CIRCUIT SCHEMATIC



Resistor values are nominal

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner.



Characteristic	Symbol	Pin Under Test	MC1248 Test Limits						MC1048 Test Limits						TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW:						V _{CC} (Gnd)
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		V _{IL}	V _{IH}	V _{IH max}	V _{BE}	I _L		
			Typ	Max	Typ	Max	Typ	Max	Typ	Max	Typ	Max	Typ	Max						Unit	
Power Supply Drain Current	I _E	7	-	-	-	36	-	-	-	-	-	36	-	-	-	-	-	-	14		
Input Current	I _{in}	3	-	-	-	150	-	-	-	-	150	-	-	-	-	-	-	-	14		
Input Leakage Current	I _R	3	-	-	-	0.2	-	-	-	-	0.2	-	-	-	-	-	-	-	14		
Logical '1' Output Voltage	V _{OH}	2	-0.990	-0.825	-0.850	-0.700	-0.700	-0.530	-0.895	-0.740	-0.850	-0.700	-0.775	-0.615	1.3	3	1	7	14		
Logical '0' Output Voltage	V _{OL}	2	-1.890	-1.560	-1.800	-1.500	-1.220	-1.380	-1.830	-1.525	-1.800	-1.500	-1.435	-	-	-	-	-	14		
Switching Times (Fan-Out = 3) propagation Delay	t _{PLH} , t _{PLL} , t _{PHL} , t _{PHL}	2	5.0	8.5	5.0	8.5	6.0	10	5.0	8.5	5.0	8.5	6.0	9.0	(+12 Vdc)	3	1	7	(+12 Vdc)		
Rise Time	t _r		8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	-	-	-	-	-		
Fall Time	t _f		8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	8.5	-	-	-	-	-		

1. V_{OH} limits apply from no load (0 mA) to full load (-2.5 mA)


et4U.com

DataSheet

DataSheet4U.com


DataSheet4U.com

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C




* Load Corresponds To Fan-Out = 3
Input pulse t_r and $t_f = 5.0 \pm 0.5$ ns

PROPAGATION DELAY



RISE AND FALL TIMES




Switching waveforms shown for pulse in on pin 1 and pulse out on pin 2, however all other input-output combinations will meet the limits specified.

APPLICATIONS INFORMATION

The MC1048/1248 Quad 2-input NAND gate adds another logic function to the existing MECL II family. This gate uses series gating techniques to perform the NAND function in typically 5.0 ns. Two applications illustrating the usefulness of the NAND gate are shown below.

BINARY TO ONE-OF-FOUR LINE DECODER



DUAL R-S FLIP-FLOP USING ONE MC1048/MC1248

