

VA705**HIGH-SPEED PRECISION
OPERATIONAL AMPLIFIER**

T-79-07-10

FEATURES

- Fast Settling Time: $\pm 0.1\%$ in 250ns
- High Slew Rate: $35\text{V}/\mu\text{s}$
- Wide Gain Bandwidth: 25MHz
- Low Offset Voltage: 1mV
- Low Offset Current: 15nA
- Ease of Use: Internally Compensated, Unity Gain Stable at $C_L = 50\text{pF}$, Phase Margin = 58°
- Large Output Current: $\pm 50\text{mA}$
- Wide Input Voltage Range: Within 1.5V of V_+ and 0.5V of V_-
- Short Circuit Protection

DESCRIPTION

The VA705 is a general purpose operational amplifier which combines the attributes of high speed with low offset voltage and current. This combination, along with a high open-loop gain of 20,000V/V, allows the amplifier to fit into video processing, as well as signal conditioning applications where accuracy is at a premium. The same processing innovations which permit the high speed/low offset combination also allow very high output currents capable of driving large capacitive loads at high speeds.

The VA705 is internally compensated for stable operation even when driving capacitive loads in excess of 50pF. The wide gain bandwidth of 25MHz and $35\text{V}/\mu\text{s}$ slew rate results in $\pm 0.1\%$ settling times of 250ns, which makes the amplifier ideal for fast data conversion systems.

The high output current capability of $\pm 50\text{mA}$ allows the amplifier to drive terminated transmission lines of 50Ω with amplitudes of 5V peak-to-peak.

ABSOLUTE MAXIMUM RATINGS


Supply Voltages	$\pm 6\text{V}$
Differential Input Voltage	$\pm 9\text{V}$
Common Mode Input Voltage	$ V_{GS} - 0.5\text{V}$
Power Dissipation (Note 1)	450mW
Output Short Circuit Current Duration (Note 2)	Indefinite
Operating Temperature Range:	
Commercial (705 J, K, L)	0° to 70°C
Military (705 S, T)	-55° to $+125^\circ\text{C}$
Storage Temperature Range	-65° to $+150^\circ\text{C}$
Lead Temperature (Soldering to 60 Sec.)	300°C

Note 1: Power derating above $T_A = 70^\circ\text{C}$ to be based on a maximum junction temperature of 150°C and the following thermal resistance factors:


PACKAGES	$\theta_{JC} (^\circ\text{C}/\text{W})$	$\theta_{JA} (^\circ\text{C}/\text{W})$
DIP	75	180
SOIC	115	180
TO-99	115	250

Note 2: Continuous short circuit protection is allowed to the following case and ambient temperatures:


PACKAGES	$T_C (^\circ\text{C})$	$T_A (^\circ\text{C})$
DIP	110	70
SOIC	95	70
TO-99	95	30

CONNECTION DIAGRAMS**Dual In-Line/SOIC Package**

Top View

Metal Can Package

Top View

LCC Package

Top View

PACKAGE TYPES AVAILABLE

- 8-Pin Plastic DIP
- 8-Pin Cerdip
- 8-Pin SOIC
- 8-Pin Metal Can, TO-99
- 20-Pin LCC

T-79-07-10

ELECTRICAL CHARACTERISTICS ($V_S = \pm 5V$, $T_A = 25^\circ C$ unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	VA705J			VA705K			VA705L			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	V_{OS}			6	10		3	5		1	2	mV
T_{Min} to T_{Max}		$0^\circ \leq T_A \leq 70^\circ C$		9	16		5	9		2	5	mV
Average Offset Voltage Drift	$\Delta V_{OS} / \Delta T$	$0^\circ \leq T_A \leq 70^\circ C$		± 20			± 20			± 20		$\mu V/^\circ C$
Input Bias Current	I_B			650	1100		650	900		650	900	nA
Input Offset Current	I_{OS}			35	120		25	50		15	25	nA
T_{Min} to T_{Max}		$0^\circ \leq T_A \leq 70^\circ C$		70	200		50	100		25	60	nA
Input Common Mode Range	V_{CM}		+3 -4	+3.5 -4.5		+3 -4	+3.5 -4.5		+3 -4	+3.5 -4.5		V
Differential Input Resistance	R_{IND}	(Note 1)	3	10		3	10		3	10		M Ω
Common Mode Input Resistance	R_{INC}	(Note 1)	4	8		4	8		4	8		M Ω
Differential Input Capacitance	C_{IND}	(Note 1)		2						2		pF
Common Mode Input Capacitance	C_{INC}	(Note 1)		3			3			3		pF
Input Voltage Noise	e_N	BW = 10Hz to 100KHz		12			12			12		μV_{RMS}
Open Loop Voltage Gain	A_V	$V_{OUT} = \pm 3V$ $R_L = 2k\Omega$	2	5		4	10		10	20		V/mV
Output Voltage Swing	V_{OUT}	$R_L = 2k\Omega$	± 3.5	+4 -4.2		± 3.5	+4 -4.2		± 3.5	+4 -4.2		V
		$R_L = 51\Omega$	± 2.0	± 2.4		± 2.5	± 2.7		± 2.5	± 2.7		
Power Supply Current	I_S			7	10		7	10		7	10	mA
Common Mode Rejection Ratio	CMRR	$V_{CM} = \pm 2V$	60	70		60	70		60	70		dB
Power Supply Rejection Ratio	PSRR	$\Delta V_{PS} = \pm 0.5V$	60	66		60	66		60	66		dB
Slew Rate	SR	10-90% of Leading Edge (Figure 1a,b)	30	35		30	35		30	35		V/ μs
Settling Time	t_S	To $\pm 0.1\%$ ($\pm 4mV$) of Final Value (Figure 1a, b) (Note 1)	250	300		250	300		250	300		ns
Gain Bandwidth Product	GBW			25			25			25		MHz
Small Signal Rise/Fall Time	t_r, t_f	$e_O = \pm 50mV$ 10-90% (Figure 1c)		7			7			7		ns
Full Power Bandwidth	BW_{FP}	$R_L = 2k\Omega$ $C_L = 50pF$ $V_{OUT} = 6V_{p-p}$		1.8			1.8			1.8		MHz

Notes: 1. Not tested, guaranteed by design.

LSP FAMILY DATA
SHEETS

VA705

T-79-07-10

ELECTRICAL CHARACTERISTICS ($V_S = \pm 5V$, $T_A = 25^\circ C$ unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	VA705S			VA705T			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage $T_{Min.} \text{ to } T_{Max.}$	V_{OS}			3	5		1	2	mV
		$-55^\circ \leq T_A \leq +125^\circ C$		6	10		3	7	
Average Offset Voltage Drift	$\Delta V_{OS} / \Delta T$	$-55^\circ \leq T_A \leq +125^\circ C$		± 15			± 15		$\mu V/^\circ C$
Input Bias Current	I_B			650	1100		650	900	nA
Input Offset Current $T_{Min.} \text{ to } T_{Max.}$	I_{OS}			15	25		15	25	nA
		$-55^\circ \leq T_A \leq +125^\circ C$		35	75		35	75	
Input Common Mode Range	V_{CM}		+3 -4	± 3.5 -4.5		+3 -4	± 3.5 -4.5		V
Differential Input Resistance	R_{IND}	(Note 1)	3	10		3	10		$M\Omega$
Common Mode Input Resistance	R_{INC}	(Note 1)	4	8		4	8		$M\Omega$
Differential Input Capacitance	C_{IND}	(Note 1)		2			2		pF
Common Mode Input Capacitance	C_{INC}	(Note 1)		3			3		pF
Input Voltage Noise	e_N	BW = 10Hz to 100KHz		12			12		μV_{RMS}
Open Loop Voltage Gain	A_V	$V_{OUT} = \pm 3V$ $R_L = 2k\Omega$	4	10		10	20		V/mV
Output Voltage Swing	V_{OUT}	$R_L = 2k\Omega$	± 3.5	+4 -4.2		± 3.5	+4 -4.2		V
		$R_L = 51k\Omega$	± 2.5	± 2.7		± 2.5	± 2.7		
Power Supply Current	I_S			7	10		7	10	mA
Common Mode Rejection Ratio	CMRR	$V_{CM} = \pm 2V$	60	70		60	70		dB
Power Supply Rejection Ratio	PSRR	$\Delta V_{PS} = \pm 0.5V$	60	66		60	66		dB
Slew Rate	SR	10-90% of Leading Edge (Figure 1a,b)	30	35		30	35		V/ μs
Settling Time	t_S	To $\pm 0.1\%$ ($\pm 4mV$) of Final Value (Figure 1a, b)(Note 1)		250	300		250	300	ns
Gain Bandwidth Product	GBW			25			25		MHz
Small Signal Rise/Fall Time	t_r, t_f	$e_O = \pm 50mV$ 10-90% pts. (Figure 1c)		7			7		ns
Full Power Bandwidth	BW_{FP}	$R_L = 2k\Omega$ $C_L = 50pF$ $V_{OUT} = 6V_{p-p}$		1.8			1.8		MHz

Notes: 1. Not tested, guaranteed by design.

DIE INFORMATION

WAFAER TEST LIMITS				
$V_S = \pm 5V$, $T_A = 25^\circ C$ (unless otherwise stated)				
PARAMETER	SYM	CONDITIONS	VA705XS LIMIT	UNITS
Input Offset Voltage	V_{OS}		5	mV Max.
Input Bias Current	I_B		1100	nA Max.
Input Offset Current	I_{OS}		25	nA Max.
Input Common Mode Range	V_{CM}		+3 -4	V Min.
Open Loop Voltage Gain	A_V	$V_{OUT} = \pm 3V$ $R_L = 2k$	4	V/mV Min.
Output Voltage Swing	V_{OUT}	$R_L = 2K\Omega$	± 3.5	V Min.
		$R_L = 51\Omega$	± 2.5	
Power Supply Current	I_S		10	mA Max.
Common Mode Rejection Ratio	$CMRR$	$V_{CM} = \pm 2V$	60	dB Min.
Power Supply Rejection Ratio	$PSRR$	$\Delta V_{PS} = \pm 0.5V$	60	dB Min.
Slew Rate	SR	10-90% of Leading Edge (Figure 1a,b)	30	V/ μs Min.

TYPICAL ELECTRICAL CHARACTERISTICS				
$V_S = \pm 5V$, $T_A = 25^\circ C$ (unless otherwise stated)				
PARAMETER	SYM	CONDITIONS	VA705XS TYPICAL	UNITS
Input Offset Voltage	V_{OS}		6	mV
Input Offset Current	I_{OS}		35	nA
Settling Time	t_S	To $\pm 0.1\%$ of Final Value (Figure 1a,b)	250	ns
Gain Bandwidth Product	GBW		25	MHz
Small Signal Rise/Fall Time	t_r, t_f	$\theta_O = \pm 50mV$ 10-90% (Figure 1c)	7	ns
Full Power Bandwidth	BW_{FP}	$R_L = 2k\Omega$ $C_L = 50pf$ $V_{OUT} = 6V p-p$	1.8	MHz

LSP FAMILY DATA
SHEETS

DICE POLICY

Electrical Characteristics

Each die is electrically tested to the commercial or military grade DC parameters to guard band limits at $25^\circ C$ to guarantee operation over the full temperature range.

Quality Assurance

All dice are 100% visually inspected to the requirement of MIL-STD-883C, Method 2010.2, Condition 3.

All dice are glass passivated with only the bonding pads exposed to provide scratch protection.


All dice are provided with gold backing.

Shipping Packages/Order Information

All dice are packaged in die crates with individual compartments which prevent damage to the die during shipping. The individual cavity size of the die crate is such that maximum rotation of the die within the cavity is $< 45^\circ$.

Minimum order for dice is 100, supplied only in multiples of 100.

DIE



Die size = 0.035×0.035 inch (1225 sq. mils)
 0.89×0.89 mm (0.79 sq. mm)

Shipped in die crates.

T-79-07-10

Figure 1a: Slow Rate and Settling Time Test Circuit




Figure 1b: Large Signal Response






Figure 1c: Small Signal Response




T-79-07-10

TYPICAL PERFORMANCE CHARACTERISTICS ($V_S = \pm 5V$, $T_A = 25^\circ C$ unless otherwise stated)


Input Bias Current vs Temperature




Normalized Open Loop Gain vs Temperature




Supply Current vs Supply Voltage



Open Loop Gain vs Supply Voltage



Input Offset Current vs Temperature


LSP FAMILY DATA
SHEETS

VA705


T-79-07-10

TYPICAL PERFORMANCE CHARACTERISTICS ($V_S = \pm 5V$, $T_A = 25^\circ C$ unless otherwise stated)


Maximum Output Voltage Swing vs Load Resistance




Maximum Output Voltage Swing vs Temperature



Short Circuit Output Current vs Temperature






Equivalent Input Noise vs Bandwidth




T-79-07-10

TYPICAL PERFORMANCE CHARACTERISTICS ($V_S = \pm 5V$, $T_A = 25^\circ C$ unless otherwise stated)


Open Loop Frequency Response

LSP FAMILY DATA
SHEETSOpen Loop Freq. Response, $R_L = 50\Omega$, $C_L = 50pF$ Open Loop Freq. Response, $R_L = 2K\Omega$, $C_L = 50pF$ 

Zero dB Phase Margin and Zero dB Freq. vs Temp.



Gain Margin and 180 Degree Freq. vs Temp.



T-79-07-10

APPLICATION INFORMATION

AC Characteristics

The 28MHz 0dB crossover point of the VA705 is achieved without feed-forward compensation, a technique which can produce long tails in the recovery characteristic. The single pole rolloff follows the classic 20dB/decade slope to frequencies approaching 50MHz. The phase margin of 58°, even with a capacitive load of 50pF, gives stable and predictable performance down to unity gain follower configurations.

At frequencies beyond 50MHz, the 20dB/decade slope is disturbed by an output stage zero, the damping factor of which is dependent upon the load capacitor. This results in loss of gain margin (gain at loop phase = 360°) at frequencies of 70 to 100MHz which at a gain margin of 5dB ($R_L = 2k$, $C_L = 50pF$) results in a 10dB peak in the unity gain follower closed loop characteristic (Figure 2).


Figure 2 shows a blow up of the open loop characteristics in the 10MHz to 200MHz frequency range as well as the corresponding unity gain follower characteristics at similar load conditions. It is seen that the output stage zero results in bandwidth extension beyond the 28MHz, 0dB crossover point. In fact, with the proper choice of the R_L, C_L load, the unity gain follower can be "tweaked" to give flat small signal response to 100MHz.

Figure 3 shows corresponding time domain response for a small signal step. As expected there is a strong 80MHz ring for $R_L = 2k\Omega$, $C_L = 50pF$ which disappears at $R_L = 50\Omega$, $C_L = 5pF$.

Offset Voltage Nulling

The configuration of Figure 4 will give a typical V_{OS} nulling range of $\pm 15mV$. If a smaller adjustment range is desired, resistor values $R_1 = R_2$ can be increased accordingly. For example, at $R_1 = 3.6k\Omega$, the adjustment range is $\pm 5mV$. Since pins 1 and 5 are not part of the signal path, AC characteristics are left undisturbed.

Figure 4: Vos Nulling Method




Layout Considerations

As with any high-speed wideband amplifier, certain layout considerations are necessary to ensure stable operation. All connections to the amplifier should be kept as short as possible, and the power supplies bypassed with 0.1 μF capacitors to signal ground. It is suggested that a ground plane be considered as the best method for ensuring stability because it minimizes stray inductance and unwanted coupling in the ground signal paths.

To minimize capacitive effects, resistor values should be kept as small as possible, consistent with the application.

SIMPLIFIED SCHEMATIC (Each Amplifier)



T-79-07-10

Figure 2: Unity Gain Follower Frequency Characteristics






Figure 3: Unity Gain Follower Step Response

LSP FAMILY DATA
SHEETS

VA705


PACKAGE DIMENSIONS

8 PIN PLASTIC DIP				
SYMBOL	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	0.148	0.152	3.76	3.86
B	0.016	0.020	0.41	0.51
C	0.008	0.012	0.20	0.30
D	0.370	0.390	9.40	9.91
E	0.245	0.265	6.22	6.73
F	0.290	0.310	7.37	7.87
G	0.050	0.070	1.27	1.78
H	0.090	0.110	2.29	2.79
J	0.128	0.132	3.25	3.35
K	0.020	0.040	0.51	1.02
L	0.030	0.050	0.76	1.27
	0°	15°	0°	15°




*Note: Index area; a notch or a lead one identification mark is located adjacent to lead one.


8 PIN METAL CAN				
SYMBOL	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	.345	.365	8.76	9.27
B	.165	.185	4.19	4.70
C	.020	.040	0.51	1.02
D	.010	.045	0.25	1.14
E	.500	.550	12.70	13.97
F	.200	BSC	5.08	BSC
G	.016	.021	0.41	0.53
J	.027	.045	0.69	1.14
K	.027	.034	0.69	0.86



8-PIN SOIC, PLASTIC				
SYMBOL	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	.053	.069	1.35	1.75
B	.014	.018	0.35	0.45
C	.007	.009	0.19	0.22
D	.150	.158	3.8	4.0
E	.181	.205	4.6	5.2
F	.228	.244	5.8	6.2
G	.004	.008	0.10	0.20
H	.50	BSC	1.27	BSC
J	.025	.030	0.64	0.77
K	.024	.031	0.61	0.78
L	.188	.197	4.8	5.0
M	.015	BSC	0.37	BSC
N	—	45°	—	45°
P	3°	6°	3°	6°
Q	—	7°	—	7°
R	.019	.022	0.49	0.56



8 PIN CERAMIC DIP				
SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	—	0.200	—	5.08
B	0.014	0.023	0.36	0.58
C	0.008	0.015	0.20	0.38
D	—	1.060	—	26.92
E	0.220	0.310	5.59	7.87
F	0.290	0.320	7.37	8.13
G	0.030	0.070	0.76	1.78
H	0.090	0.110	2.29	2.79
J	0.015	0.060	0.38	1.52
K	0.125	0.200	3.18	5.08
L	0°	15°	0°	15°



*Note: Index area; a notch or a lead one identification mark is located adjacent to lead one.