

MOS INTEGRATED CIRCUIT μ PD444010A-X

4M-BIT CMOS STATIC RAM 512K-WORD BY 8-BIT EXTENDED TEMPERATURE OPERATION

Description

The μ PD444010A-X is a high speed, low power, 4,194,304 bits (524,288 words by 8 bits) CMOS static RAM.

The μ PD444010A-X has two chip enable pins (/CE1, CE2) to extend the capacity.

The μ PD444010A-X is packed in 48-pin plastic TSOP (I).

Features

• 524,288 words by 8 bits organization

• Fast access time: 55, 70, 85, 100, 120, 150 ns (MAX.)

• Low voltage operation

(B version : Vcc = 2.7 to 3.6 V, C version : Vcc = 2.2 to 3.6 V, D version : Vcc = 1.8 to 3.6 V)

• Operating ambient temperature: $T_A = -25$ to +85 °C

• Output Enable input for easy application

• Two Chip Enable inputs: /CE1, CE2

Part number	Access time	Operating supply	Operating ambient			
	ns (MAX.)	voltage	temperature	At operating	At standby	At data retention
		V	°C	mA (MAX.)	μA (MAX.)	μA (MAX.)
μPD444010A-BxxX	55, 70, 85, 100	2.7 to 3.6	-25 to +85	40 Note	7	TBD
μPD444010A-CxxX	70, 85, 100, 120	2.2 to 3.6		40		
μPD444010A-DxxX	100, 120, 150	1.8 to 3.6				

Note Cycle time \geq 70 ns. μ PD444010A-B55X : TBD

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



Ordering Information

Part number	Package	Access time	Operating	Operating	Remark
		ns (MAX.)	supply voltage	temperature	
			V	°C	
μPD444010AGY-B55X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	55	2.7 to 3.6	-25 to +85	B version
μPD444010AGY-B55X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-B70X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	70			
μPD444010AGY-B70X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-B85X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	85			
μPD444010AGY-B85X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-B10X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	100	-		
μPD444010AGY-B10X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-C70X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	70	2.2 to 3.6		C version
μPD444010AGY-C70X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-C85X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	85	-		
μPD444010AGY-C85X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-C10X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	100			
μPD444010AGY-C10X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-C12X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	120			
μPD444010AGY-C12X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-D10X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	100	1.8 to 3.6		D version
μPD444010AGY-D10X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-D12X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	120			
μPD444010AGY-D12X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010AGY-D15X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	150			
μPD444010AGY-D15X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				



Pin Configurations (Marking Side)

/xxx indicates active low signal.




A0 - A18 : Address inputs
I/O1 - I/O8 : Data inputs / outputs
/CE1, CE2 : Chip Enable 1, 2
/WE : Write Enable
/OE : Output Enable
Vcc : Power supply
GND : Ground

NC : No Connection

3

48-pin Plastic TSOP (I) (12×18 mm) (Reverse Bent)

[μPD444010AGY-BxxX-MKH] [μPD444010AGY-CxxX-MKH] [μPD444010AGY-DxxX-MKH]



A0 - A18 : Address inputs

I/O1 - I/O8 : Data inputs / outputs

/CE1, CE2 : Chip Enable 1, 2

/WE : Write Enable

/OE : Output Enable


Vcc : Power supply

GND : Ground

NC : No Connection



Block Diagram



Truth Table

/CE1	CE2	/OE	/WE	Mode	I/O	Supply current
Н	×	×	×	Not selected	High impedance	Isa
×	L	×	×			
L	Н	Н	Н	Output disable		Icca
L	Н	L	Н	Read	D ouт	
L	Н	×	L	Write	Din	

Remark ×: Don't care



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 Note to +4.0	V
Input / Output voltage	VT		-0.5 Note to Vcc+0.4 (4.0 V MAX.)	V
Operating ambient temperature	TA		-25 to +85	°C
Storage temperature	T _{stg}		-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width: 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	μPD4440	μPD444010A-BxxX		10A-CxxX	μPD4440	Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		2.7	3.6	2.2	3.6	1.8	3.6	V
High level input voltage	VIH	2.7 V ≤ Vcc ≤ 3.6 V	2.4	Vcc+0.4	2.4	Vcc+0.4	2.4	Vcc+0.4	٧
		2.2 V ≤ Vcc < 2.7 V	-	-	2.0	Vcc+0.3	2.0	Vcc+0.3	
		1.8 V ≤ Vcc < 2.2 V	-	-	-	-	1.6	Vcc+0.2	
Low level input voltage	VIL		-0.3 Note	+0.5	-0.3 Note	+0.3	-0.3 Note	+0.2	V
Operating ambient temperature	TA		-25	+85	-25	+85	-25	+85	°C

Note -1.5 V (MIN.) (Pulse width: 30 ns)

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	VIN = 0 V			8	pF
Input / Output capacitance	C _{I/O}	V _{1/0} = 0 V			10	pF

Remarks 1. VIN: Input voltage

2. These parameters are periodically sampled and not 100% tested.



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Parameter	Symbol	Test condition	n	Vo	c ≥ 2. 7	7 V	Vo	c ≥ 2. 2	2 V	Vo	Unit		
				μPD4	44010A	-BxxX	μPD4	44010A	-CxxX	μPD4	44010A	-DxxX	
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage	lц	V _{IN} = 0 V to V _{CC}		-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
current													
I/O leakage	lıo	V _{I/O} = 0 V to Vcc, /CE1 = V _I H or				+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
current		CE2 = VIL or /WE = VIL	or /OE = VIH										
Operating	ICCA1	$/CE1 = V_{IL}, CE2 = V_{IH},$			-	40 ^{Note}		_	40		-	40	mA
supply current		Minimum cycle time,	Vcc ≤ 2.7 V		_	_		_	38		_	38	
		I ₁ /O = 0 mA	Vcc ≤ 2.2 V		_	_		_	_		_	35	
	ICCA2	/CE1 = VIL, CE2 = VIH,				10			10			10	
		$I_{VO} = 0 \text{ mA}$	Vcc ≤ 2.7 V			_			8			8	
			Vcc ≤ 2.2 V			_			_			6	
	Іссаз	/CE1 ≤ 0.2 V, CE2 ≥ Vcc − 0.2 V,				8			8			8	
		Cycle = 1 MHz, I _{I/O} = 0 I	mA,										
		$V_{IL} \leq 0.2 V$,	Vcc ≤ 2.7 V			_			6			6	
		$V_{IH} \ge V_{CC} - 0.2 V$	Vcc ≤ 2.2 V			_			_			6	
Standby	Isa	/CE1 = VIH or CE2 = VIL	,			0.6			0.6			0.6	mA
supply current	I _{SB1}	$/CE1 \ge Vcc - 0.2 V$,			0.5	7		0.5	7		0.5	7	μΑ
		$\text{CE2} \geq \text{Vcc} - 0.2 \text{ V}$	Vcc ≤ 2.7 V		-	_		0.4	6		0.4	6	
			Vcc ≤ 2.2 V		-	_		-	_		0.3	5	
	I _{SB2}	$\text{CE2} \leq 0.2 \text{ V}$			0.5	7		0.5	7		0.5	7	
			Vcc ≤ 2.7 V		-	_		0.4	6		0.4	6	
			Vcc ≤ 2.2 V		_	_		_	-		0.3	5	
High level	Vон	Iон = $-0.5 mA$		2.4			2.4			2.4			٧
output voltage			Vcc ≤ 2.7 V	_			1.8			1.8			
			Vcc ≤ 2.2 V	_			-			1.5			
Low level	Vol	IoL = 1.0 mA				0.4			0.4			0.4	٧
output voltage													

Note Cycle time \geq 70 ns. μ PD444010A-B55X : TBD

Remarks 1. VIN: Input voltage

2. These DC characteristics are in common regardless of package types and access time.




AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

[μ PD444010A-B55X, μ PD444010A-B70X, μ PD444010A-B85X, μ PD444010A-B10X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load


1TTL + 50 pF

[μ PD444010A-C70X, μ PD444010A-C85X, μ PD444010A-C10X, μ PD444010A-C12X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load


1TTL + 30 pF

[μ PD444010A-D10X, μ PD444010A-D12X, μ PD444010A-D15X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform



Output Load

1TTL + 30 pF



Read Cycle (1/3) (B version)

Parameter	Symbol				Vcc ≥	2.7 V				Unit	Condition
		μPD44	ιPD444010A		μPD444010A		μPD444010A		14010A		
		-B5	-B55X		-B70X		-B85X		10X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t RC	55		70		85		100		ns	
Address access time	t AA		55		70		85		100	ns	Note 1
/CE1 access time	t co1		55		70		85		100	ns	
CE2 access time	tco2		55		70		85		100	ns	
/OE to output valid	toe		30		35		40		50	ns	
Output hold from address change	tон	10		10		10		10		ns	
/CE1 to output in low impedance	t _{LZ1}	10		10		10		10		ns	Note 2
CE2 to output in low impedance	tLZ2	10		10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		5		ns	
/CE1 to output in high impedance	t _{HZ1}		20		25		30		35	ns	
CE2 to output in high impedance	tHZ2		20		25		30		35	ns	
/OE to output in high impedance	tонz		20		25		30		35	ns	

Notes 1. The output load is 1TTL + 50 pF.

2. The output load is 1TTL + 5 pF.

Remark These AC characteristics are in common regardless of package types.

Read Cycle (2/3) (C version)

Parameter	Symbol				Vcc ≥	2.2 V				Unit	Condition
		μPD44	4010A	μPD44	4010A	μPD444010A		μPD444010A			
		-C7	-C70X		-C85X		I0X	-C′	-C12X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	70		85		100		120		ns	
Address access time	t AA		70		85		100		120	ns	Note 1
/CE1 access time	t co1		70		85		100		120	ns	
CE2 access time	t co2		70		85		100		120	ns	
/OE to output valid	toe		35		40		50		60	ns	
Output hold from address change	tон	10		10		10		10		ns	
/CE1 to output in low impedance	t LZ1	10		10		10		10		ns	Note 2
CE2 to output in low impedance	tLZ2	10		10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		5		ns	
/CE1 to output in high impedance	t _{HZ1}		25		30		35		40	ns	
CE2 to output in high impedance	t _{HZ2}		25		30		35		40	ns	
/OE to output in high impedance	tонz		25		30		35		40	ns	

Notes 1. The output load is 1TTL + 30 pF.

2. The output load is 1TTL + 5 pF.

Remark These AC characteristics are in common regardless of package types.



Read Cycle (3/3) (D version)


Parameter	Symbol			Vcc ≥	1.8 V			Unit	Condition
		μPD44	μPD444010A		μPD444010A		4010A		
		-D′	-D10X		-D12X		15X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	100		120		150		ns	
Address access time	t AA		100		120		150	ns	Note 1
/CE1 access time	tco1		100		120		150	ns	
CE2 access time	t co2		100		120		150	ns	
/OE to output valid	toe		50		60		70	ns	
Output hold from address change	tон	10		10		10		ns	
/CE1 to output in low impedance	t _{LZ1}	10		10		10		ns	Note 2
CE2 to output in low impedance	tLZ2	10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/CE1 to output in high impedance	t _{HZ1}		35		40		50	ns	
CE2 to output in high impedance	t _{HZ2}		35		40		50	ns	
/OE to output in high impedance	tонz		35		40		50	ns	

Notes 1. The output load is 1TTL + 30 pF.

2. The output load is 1TTL + 5 pF.

Remark These AC characteristics are in common regardless of package types.

Read Cycle Timing Chart



Remark In read cycle, /WE should be fixed to high level.



Write Cycle (1/3) (B version)

Parameter	Symbol				Vcc≥	2.7 V				Unit	Condition
		μPD44	4010A	μPD44	μPD444010A		μPD444010A		4010A		
		-B5	-B55X		-B70X		-B85X		-B10X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	55		70		85		100		ns	
/CE1 to end of write	tcw1	50		55		70		80		ns	
CE2 to end of write	tcw2	50		55		70		80		ns	
Address valid to end of write	taw	50		55		70		80		ns	
Address setup time	tas	0		0		0		0		ns	
Write pulse width	twp	45		50		55		60		ns	
Write recovery time	twr	0		0		0		0		ns	
Data valid to end of write	tow	25		30		35		40		ns	
Data hold time	tон	0		0		0		0		ns	
/WE to output in high impedance	twнz		20		25		30		35	ns	Note
Output active from end of write	tow	5		5		5		5		ns	

Note The output load is 1TTL + 5 pF.

Remark These AC characteristics are in common regardless of package types.

Write Cycle (2/3) (C version)

Parameter	Symbol				Vcc≥	2.2 V				Unit	Condition
		μPD44	μPD444010A		μPD444010A		μPD444010A		4010A		
		-C7	-C70X		-C85X		10X	-C1	-C12X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		120		ns	
/CE1 to end of write	tcw1	55		70		80		100		ns	
CE2 to end of write	tcw2	55		70		80		100		ns	
Address valid to end of write	taw	55		70		80		100		ns	
Address setup time	tas	0		0		0		0		ns	
Write pulse width	twp	50		55		60		85		ns	
Write recovery time	twr	0		0		0		0		ns	
Data valid to end of write	tow	30		35		40		60		ns	
Data hold time	tон	0		0		0		0		ns	
/WE to output in high impedance	t wHz		25		30		35		40	ns	Note
Output active from end of write	tow	5		5		5		5		ns	

Note The output load is 1TTL + 5 pF.

Remark These AC characteristics are in common regardless of package types.




Write Cycle (3/3) (D version)

Parameter	Symbol	Vcc ≥ 1.8 V					Unit	Condition	
		μPD444010A		μPD444010A		μPD444010A			
		-D10X		-D12X		-D15X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	100		120		150		ns	
/CE1 to end of write	tcw1	80		100		120		ns	
CE2 to end of write	tcw2	80		100		120		ns	
Address valid to end of write	taw	80		100		120		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	twp	60		85		100		ns	
Write recovery time	twr	0		0		0		ns	
Data valid to end of write	tow	40		60		80		ns	
Data hold time	tон	0		0		0		ns	
/WE to output in high impedance	twнz		35		40		50	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note The output load is 1TTL + 5 pF.


Remark These AC characteristics are in common regardless of package types.

Write Cycle Timing Chart 1 (/WE Controlled)



- Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.
 - 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.
- Remarks 1. Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.
 - 2. If /CE1 changes to low level at the same time or after the change of /WE to low level, or if CE2 changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.
 - 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.

Write Cycle Timing Chart 2 (/CE1 Controlled)




Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.

Write Cycle Timing Chart 3 (CE2 Controlled)



- Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.
 - 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.

Low Vcc Data Retention Characteristics ($T_A = -25 \text{ to } +85 \text{ }^{\circ}\text{C}$)


Parameter	Symbol	Test Condition		Vcc ≥ 2.7 V		Vcc ≥ 2.2 V			Vcc ≥ 1.8 V			Unit
			μΡΙ	μPD444010A		μPD444010A		μPD444010A				
				-B××X		-C××X		-D××X				
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data retention supply voltage	Vccdr1	$/CE1 \ge Vcc - 0.2 \text{ V},$ $CE2 \ge Vcc - 0.2 \text{ V}$	1.0		3.6	1.0		3.6	1.0		3.6	٧
	Vccdr2	CE2 ≤ 0.2 V	1.0		3.6	1.0		3.6	1.0		3.6	
Data retention supply current	ICCDR1	$Vcc = 1.0 \text{ V}, /CE1 \ge Vcc - 0.2 \text{ V},$ $CE2 \ge Vcc - 0.2 \text{ V} \text{ or } CE2 \le 0.2 \text{ V}$		TBD	TBD		TBD	TBD		TBD	TBD	μΑ
	ICCDR2	Vcc = 1.0 V, CE2 ≤ 0.2 V		TBD	TBD		TBD	TBD		TBD	TBD	
Chip deselection to data retention mode	tcdr		0			0			0			ns
Operation recovery time	t _R		trc Note			trc Note			t _{RC} Note			ns

Note tRC: Read cycle time



Data Retention Timing Chart


(1) /CE1 Controlled



Note B version : 2.7 V, C version : 2.2 V, D version : 1.8 V

Remark On the data retention mode by controlling /CE1, the input level of CE2 must be CE2 \geq Vcc - 0.2 V or CE2 \leq 0.2 V. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.

(2) CE2 Controlled




 $\textbf{Note} \quad \text{B version}: 2.7 \text{ V, C version}: 2.2 \text{ V, D version}: 1.8 \text{ V}$


Remark The other pins (/CE1, Address, I/O, /WE, /OE) can be in high impedance state.





Package Drawings

48-PIN PLASTIC TSOP(I) (12x18)










NOTES


- Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX.)


ITEM	MILLIMETERS					
Α	12.0±0.1					
В	0.45 MAX.					
С	0.5 (T.P.)					
D	0.22±0.05					
E	0.1±0.05					
F	1.2 MAX.					
G	1.0±0.05					
- 1	16.4±0.1					
J	0.8±0.2					
K	0.145±0.05					
L	0.5					
M	0.10					
N	0.10					
Р	18.0±0.2					
Q	3°+5° -3°					
R	0.25					
S	0.60±0.15					


S48GY-50-MJH1-1

48-PIN PLASTIC TSOP(I) (12x18)









NOTES

- Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash: 12.4 mm MAX.)

ITEM	MILLIMETERS
Α	12.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
E	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
I	16.4±0.1
J	0.8±0.2
K	0.145±0.05
L	0.5
М	0.10
N	0.10
P	18.0±0.2
Q	3°+5°
R	0.25
S	0.60±0.15

S48GY-50-MKH1-1



Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD444010A-X.

Types of Surface Mount Device

 μ PD444010AGY-BxxX-MJH: 48-pin Plastic TSOP (I) (12×18 mm) (Normal bent) μ PD444010AGY-BxxX-MKH: 48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent) μ PD444010AGY-CxxX-MJH: 48-pin Plastic TSOP (I) (12×18 mm) (Normal bent) μ PD444010AGY-CxxX-MKH: 48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent) μ PD444010AGY-DxxX-MJH: 48-pin Plastic TSOP (I) (12×18 mm) (Normal bent) μ PD444010AGY-DxxX-MKH: 48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)

NEC μ PD444010A-X

[MEMO]

NEC μ PD444010A-X

[MEMO]

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these circuits,
 software, and information in the design of the customer's equipment shall be done under the full responsibility
 of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
 parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8