**intel.**

SPECIAL ENVIRONMENT 80960CF-30, -25, -16 32-BIT HIGH-PERFORMANCE SUPERSCALAR PROCESSOR

- Socket and Object Code Compatible with 80960CA
- Two Instructions/Clock Sustained Execution
- Four 59 Mbytes/s DMA Channels with Data Chaining
- Demultiplexed 32-bit Burst Bus with Pipelining

■ **32-bit Parallel Architecture**
— Two Instructions/clock Execution
— Load/Store Architecture
— Sixteen 32-bit Global Registers
— Sixteen 32-bit Local Registers
— Manipulate 64-bit Bit Fields
— 11 Addressing Modes
— Full Parallel Fault Model
— Supervisor Protection Model

■ **Fast Procedure Call/Return Model**
— Full Procedure Call in 4 clocks

■ **On-Chip Register Cache**
— Caches Registers on Call/Ret
— Minimum of 6 Frames provided
— Up to 15 Programmable Frames

■ **On-Chip Instruction Cache**
— 4 Kbyte Two-Way Set Associative
— 128-bit Path to Instruction Sequencer
— Cache-Lock Modes
— Cache-Off Mode

■ **On-Chip Data Cache**
— 1 Kbyte Direct-Mapped, Write Through
— 128 bits per Clock Access on Cache Hit

■ **Product Grades Available**
— SE3: −40°C to +110°C

■ **High Bandwidth On-Chip Data RAM**
— 1 Kbytes On-Chip RAM for Data
— Sustain 128 bits per clock access

■ **Four On-Chip DMA Channels**
— 59 Mbytes/s Fly-by Transfers
— 32 Mbytes/s Two-Cycle Transfers
— Data Chaining
— Data Packing/Unpacking
— Programmable Priority Method

■ **32-Bit Demultiplexed Burst Bus**
— 128-bit Internal Data Paths to *and* from Registers
— Burst Bus for DRAM Interfacing
— Address Pipelining Option
— Fully Programmable Wait States
— Supports 8, 16 or 32-bit Bus Widths
— Supports Unaligned Accesses
— Supervisor Protection Pin

■ **Selectable Big or Little Endian Byte Ordering**

■ **High-Speed Interrupt Controller**
— Up to 248 External Interrupts
— 32 Fully Programmable Priorities
— Multi-mode 8-bit Interrupt Port
— Four Internal DMA Interrupts
— Separate, Non-maskable Interrupt Pin
— Context Switch in 750 ns Typical

271328–1

Figure 1. 80960CF Die Photo

ADVANCE INFORMATION

Special Environment 80960CF-30, -25, -16
32-Bit High Performance Superscalar Processor

CONTENTS   PAGE

CONTENTS   PAGE

CONTENTS PAGE

CONTENTS PAGE

4

1.0 PURPOSE

This document previews electrical characterizations of Intel's i960 CF embedded microprocessor (available in 33, 25 and 16 MHz). For a detailed description of any i960 CF processor functional topic—other than parametric performance—refer to the latest i960 CA Microprocessor Reference Manual (Order No. 270710) and the *i960 CF Reference Manual Addendum* (Order No. 272188).

2.0 i960 CF PROCESSOR OVERVIEW

Intel's i960 CF microprocessor is the performance follow-on product to the i960 CA processor. The i960 CF product is socket- and object code-compatible with the CA; this makes CA-to-CF design upgrades straightforward. The i960 CF processor's instruction cache is 4 Kbytes (CA device has 1 Kbyte); CF data cache is 1 Kbyte (CA device has no data cache). This extra cache on the CF product adds a significant performance boost over the CA. The 80960CF is object code compatible with the 32-bit 80960 Core Architecture while including Special Function Register extensions to control on-chip peripherals, and instruction set extensions to shift 64-bit operands and configure on-chip hardware. Multiple 128-bit internal busses, on-chip instruction caching and a sophisticated instruction scheduler allow the processor to sustain execution of two instructions every clock, and peak at execution of three instructions per clock.

A 32-bit demultiplexed and pipelined burst bus provides a 132 Mbyte/s bandwidth to a system's high-speed external memory sub-system. In addition, the 80960CF's on-chip caching of instructions, procedure context and critical program data substantially decouples system performance from the wait states associated with accesses to the system's slower, cost sensitive, main memory sub-system.

The 80960CF bus controller also integrates full wait state and bus width control for highest system performance with minimal system design complexity. Unaligned access and Big Endian byte order support reduces the cost of porting existing applications to the 80960CF.

The processor also integrates four complete data-chaining DMA channels and a high-speed interrupt controller on-chip. The DMA channels perform: single-cycle or two-cycle transfers, data packing and unpacking, and data chaining. Block transfers, in addition to source or destination synchronized transfers, are provided.

The interrupt controller provides full programmability of 248 interrupt sources into 32 priority levels with a typical interrupt task switch ("latency") time of 750 ns.

Figure 2. 80960CF Block Diagram

intel®

2.1. The C-Series Core

The C-Series core is a very high performance micro-architectural implementation of the 80960 Core Architecture. The C-Series core can sustain execution of two instructions per clock (66 MIPs at 33 MHz). To achieve this level of performance, Intel has incorporated state-of-the-art silicon technology and innovative microarchitectural constructs into the implementation of the C-Series core. Factors that contribute to the core's performance include:

— Parallel instruction decoding allows issue of up to three instructions per clock.

— Most instructions execute in a single clock.

— Parallel instruction decode allows sustained, simultaneous execution of two single-clock instructions every clock cycle.

— Efficient instruction pipeline minimizes pipeline break losses.

— Register and resource scoreboarding allow simultaneous multi-clock instruction execution.

— Branch look-ahead and prediction allows many branches to execute with no pipeline break.

— Local Register Cache integrated on-chip caches Call/Return context.

— Two-way set associative, 4 Kbyte integrated instruction cache.

— Direct mapped, 1 Kbyte data cache, write through, write allocate.

— 1 Kbyte integrated Data RAM sustains a four-word (128-bit) access every clock cycle.

2.2. Pipelined, Burst Bus

A 32-bit high performance bus controller interfaces the 80960CF to external memory and peripherals. The Bus Control Unit features a maximum transfer rate of 132 Mbytes per second (at 33 MHz). Internally programmable wait states and 16 separately configurable memory regions allow the processor to interface with a variety of memory subsystems with a minimum of system complexity and a maximum of performance. The Bus Controller's main features include:

— Demultiplexed, Burst Bus to exploit most efficient DRAM access modes.

— Address Pipelining to reduce memory cost while maintaining performance.

— 32-, 16- and 8-bit modes for I/O interfacing ease.

— Full internal wait state generation to reduce system cost.

— Little and Big Endian support to ease application development.

— Unaligned access support for code portability.

— Three-deep request queue to decouple the bus from the core.

2.3. Flexible DMA Controller

A four channel DMA controller provides high speed DMA control for data transfers involving peripherals and memory. The DMA provides advanced features such as data chaining, byte assembly and disassembly, and a high performance fly-by mode capable of transfer speed of up to 59 Mbytes per second at 33 MHz. The DMA controller features a performance and flexibility which is only possible by integrating the DMA controller and the 80960CF core.

2.4. Priority Interrupt Controller

A programmable-priority interrupt controller manages up to 248 external sources through the 8-bit external interrupt port. The Interrupt Unit also handles the four internal sources from the DMA controller, and a single non-maskable interrupt input. The 8-bit interrupt port can also be configured to provide individual interrupt sources that are level or edge triggered.

Interrupts in the 80960CF are prioritized and signaled within 270 ns of the request. If the interrupt is of higher priority than the processor priority, the context switch to the interrupt routine typically is complete in another 480 ns. The interrupt unit provides the mechanism for the low latency and high throughput interrupt service which is essential for embedded applications.

ADVANCE INFORMATION

2.5. Instruction Set Summary

The following table summarizes the 80960CF instruction set by logical groupings. See the *i960 CA Microprocessor Reference Manual* for a complete description of the instruction set.

Data Movement	Arithmetic	Logical	Bit, Bit Field and Byte
Load	Add	And	Set Bit
Store	Subtract	Not And	Clear Bit
Move	Multiply	And Not	Not Bit
Load Address	Divide	Or	Alter Bit
	Remainder	Exclusive Or	Scan for Bit
	Modulo	Not Or	Span over Bit
	Shift	Or Not	Extract
	*Extended	Nor	Modify
	Shift	Exclusive Nor	Scan Byte for Equal
	Extended	Not	
	Multiply	Nand	
	Extended		
	Divide		
	Add with		
	Carry		
	Subtract with		
	Carry		
	Rotate		

Comparison	Branch	Call and Return	Fault
Compare	Unconditional	Call	Conditional
Conditional	Branch	Call Extended	Fault
Compare	Conditional	Call System	Synchronize
Compare and	Branch	Return	Faults
Increment	Compare and	Branch and Link	
Compare and	Branch		
Decrement			
Test Condition Code			
Check Bit			

Debug	Processor Management	Atomic	
Modify Trace	Modify	Atomic Add	
Controls	Process	Atomic Modify	
Mark	Controls		
Force Mark	Modify		
	Arithmetic		
	Controls		
	*System Control		
	*DMA Control		
	Flush Local		
	Registers		

NOTE:
Instructions marked by (*) are 80960CF extensions to the 80960 instruction set.

3.0 PACKAGE INFORMATION

3.1. Package Introduction

This section describes the pins, pinouts and thermal characteristics for the 80960CF in the 168-pin Ceramic Pin Grid Array (PGA) package. For complete package specifications and information, see the Intel *Packaging Outlines and Dimensions Guide* (Order No. 231369).

3.2. Pin Descriptions

The 80960CF pins are described in this section. Table 1 presents the legend for interpreting the pin descriptions in the following tables.

Pins associated with the 32-bit demultiplexed processor bus are described in Table 2. Pins associated with basic processor configuration and control are described in Table 3. Pins associated with the 80960CF DMA Controller and Interrupt Unit are described in Table 4.

Figure 3 provides an example pin description table entry. "I/O" signifies that data pins are input-output. "S" indicates pins are synchronous to PCLK2:1. "H(Z)" indicates that these pins float while the processor bus is in a Hold Acknowledge state. "R(Z)" indicates that the pins also float while $\overline{\text{RESET}}$ is low.

All pins float while the processor is in the ONCE mode.

Table 1. Pin Description Nomenclature

Symbol	Description
I	Input only pin
O	Output only pin
I/O	Pin can be either an input or output
-	Pins "must be" connected as described
S(. . .)	Synchronous. Inputs must meet setup and hold times relative to PCLK2:1 for proper operation. All outputs are synchronous to PCLK2:1. S(E) Edge sensitive input S(L) Level sensitive input
A(. . .)	Asynchronous. Inputs may be asynchronous to PCLK2:1. A(E) Edge sensitive input A(L) Level sensitive input
H(. . .)	While the processor's bus is in the Hold Acknowledge or Bus Backoff state, the pin: H(1) is driven to V_{CC} H(0) is driven to V_{SS} H(Z) floats H(Q) continues to be a valid output
R(. . .)	While the processor's $\overline{\text{RESET}}$ pin is low, the pin R(1) is driven to V_{CC} R(0) is driven to V_{SS} R(Z) floats R(Q) continues to be a valid output

Name	Type	Description
D31:0	I/O S(L) H(Z) R(Z)	**DATA BUS** carries 32-, 16- or 8-bit data quantities depending on bus width configuration. The least significant bit of the data is carried on D0 and the most significant on D31. When the bus is configured for 8-bit data, the lower 8 data lines, D7:0 are used. For 16-bit bus widths, D15:0 are used. For 32-bit bus widths the full data bus is used.

Figure 3. Example Pin Description Entry

Table 2. 80960CF Pin Description—External Bus Signals

Name	Type	Description
A31:2	O S H(Z) R(Z)	**ADDRESS BUS** carries the physical address upper 30 bits. A31 is the most significant address bit and A2 is the least significant. During a bus access, A31:2 identify all external addresses to word (4-byte) boundaries. The byte enable signals indicate the selected byte in each word. During burst accesses, A3 and A2 increment to indicate successive data cycles.
D31:0	I / O S(L) H(Z) R(Z)	**DATA BUS** carries 32-, 16- or 8-bit data quantities depending on bus width configuration. The least significant bit of the data is carried on D0 and the most significant on D31. When the bus is configured for 8-bit data, the lower 8 data lines, D7:0 are used. For 16-bit bus widths, D15:0 are used. For 32-bit bus widths the full data bus is used.

$\overline{BE3}$
$\overline{BE2}$
$\overline{BE1}$
$\overline{BE0}$
	O
	S
	H(Z)
	R(1)
		BYTE ENABLES select which of the four bytes addressed by A31:2 are active during an access to a memory region configured for a 32-bit data-bus width. $\overline{BE3}$ applies to D31:24; $\overline{BE2}$ applies to D23:16; $\overline{BE1}$ applies to D15:8; and $\overline{BE0}$ applies to D7:0.
		
		32-bit bus: $\overline{BE3}$ –Byte Enable 3 –enable D31:24
		                  $\overline{BE2}$ –Byte Enable 2 –enable D23:16
		                  $\overline{BE1}$ –Byte Enable 1 –enable D15:8
		                  $\overline{BE0}$ –Byte Enable 0 –enable D7:0
		
		For accesses to a memory region configured for a 16-bit data-bus width, the processor directly encodes $\overline{BE3}$, $\overline{BE1}$ and $\overline{BE0}$ to provided $\overline{BHE}$, A1 and $\overline{BLE}$ respectively.
		
		16-bit bus: $\overline{BE3}$ –Byte High Enable ($\overline{BHE}$) –enable D15:8
		                  $\overline{BE2}$ –Not used (is driven high or low)
		                  $\overline{BE1}$ –Address Bit 1 (A1)
		                  $\overline{BE0}$ –Byte Low Enable ($\overline{BLE}$) –enable D7:0
		
		For accesses to a memory region configured for an 8-bit data bus width, the processor directly encodes $\overline{BE1}$ and $\overline{BE0}$ to provide A1 and A0 respectively.
		
		8-bit bus: $\overline{BE3}$ –Not used (is driven high or low)
		               $\overline{BE2}$ –Not used (is driven high or low)
		               $\overline{BE1}$ –Address Bit 1 (A1)
		               $\overline{BE0}$ –Address Bit 0 (A0)

W/$\overline{R}$	O S H(Z) R(0)	**WRITE/READ** is asserted for read requests and deasserted for write requests. The W/$\overline{R}$ signal changes in the same clock cycle as $\overline{ADS}$. It remains valid for the entire access in non-pipelined regions. In pipelined regions, W/$\overline{R}$ is not guaranteed valid in the last cycle of a read access.
$\overline{ADS}$	O S H(Z) R(1)	**ADDRESS STROBE** indicates valid address and the start of a new bus access. $\overline{ADS}$ is asserted for the first clock of a bus access.
$\overline{READY}$	I S(L) H(Z) R(Z)	**READY** is an input which signals the termination of a data transfer. $\overline{READY}$ is used to indicate that read data on the bus is valid, or that a write-data transfer has completed. The $\overline{READY}$ signal works in conjunction with the internally programmed wait-state generator. If $\overline{READY}$ is enabled in a region, the pin is sampled after the programmed number of wait-states has expired. If the $\overline{READY}$ pin is deasserted, wait states continue to be inserted until $\overline{READY}$ becomes asserted. This is true for the N_{RAD}, N_{RDD}, N_{WAD}, and N_{WDD} wait states. The N_{XDA} wait states cannot be extended.

ADVANCE INFORMATION

Table 2. 80960CF Pin Description—External Bus Signals (Continued)

Name	Type	Description
BTERM	I S(L) H(Z) R(Z)	**BURST TERMINATE**—The burst terminate signal breaks up a burst access and causes another address cycle to occur. The BTERM signal works in conjunction with the internally programmed wait-state generator. If READY and BTERM are enabled in a region, the BTERM pin is sampled after the programmed number of wait states has expired. When BTERM is asserted, a new ADS signal is generated and the access is completed. The READY input is ignored when BTERM is asserted. BTERM must be externally synchronized to satisfy the BTERM setup and hold times.
WAIT	O S H(Z) R(1)	**WAIT** indicates internal wait state generator status. WAIT is asserted when wait states are being caused by the internal wait state generator and not by the READY or BTERM inputs. WAIT can be used to derive a write-data strobe. WAIT can also be thought of as a READY output that the processor provides when it is inserting wait states.
BLAST	O S H(Z) R(0)	**BURST LAST** indicates the last transfer in a bus access. BLAST is asserted in the last data transfer of burst and non-burst accesses after the wait state counter reaches zero. BLAST remains asserted until the clock following the last cycle of the last data transfer of a bus access. If the READY or BTERM input is used to extend wait states, the BLAST signal remains asserted until READY or BTERM terminates the access.
DT/R̄	O S H(Z) R(0)	**DATA TRANSMIT/RECEIVE** indicates direction for data transceivers. DT/R̄ is used in conjunction with DEN to provide control for data transceivers attached to the external bus. When DT/R̄ is asserted, the signal indicates that the processor receives data. Conversely, when deasserted, the processor sends data. DT/R̄ changes only while DEN is high.
DEN	O S H(Z) R(1)	**DATA ENABLE** indicates data cycles in a bus request. DEN is asserted at the start of the bus request first data cycle and is deasserted at the end of the last data cycle. DEN is used in conjunction with DT/R̄ to provide control for data transceivers attached to the external bus. DEN remains asserted for sequential reads from pipelined memory regions. DEN is deasserted when DT/R̄ changes.
LOCK	O S H(Z) R(1)	**BUS LOCK** indicates that an atomic read-modify-write operation is in progress. LOCK may be used to prevent external agents from accessing memory which is currently involved in an atomic operation. LOCK is asserted in the first clock of an atomic operation, and deasserted in the clock cycle following the last bus access for the atomic operation. To allow the most flexibility for a memory system enforcement of locked accesses, the processor acknowledges a bus hold request when LOCK is asserted. The processor performs DMA transfers while LOCK is active.
HOLD	I S(L) H(Z) R(Z)	**HOLD REQUEST** signals that an external agent requests access to the external bus. The processor asserts HOLDA after completing the current bus request. HOLD, HOLDA and BREQ are used together to arbitrate access to the processor's external bus by external bus agents.
BOFF	I S(L) H(Z) R(Z)	**BUS BACKOFF** —The backoff pin, when asserted, suspends the current access and causes the bus pins to float. When deasserted, the ADS signal is asserted on the next clock cycle and the access is resumed.

ADVANCE INFORMATION

Table 2. 80960CF Pin Description—External Bus Signals (Continued)

Name	Type	Description
HOLDA	O S H(1) R(Q)	**HOLD ACKNOWLEDGE** indicates to a bus requestor that the processor has relinquished control of the external bus. When HOLDA is asserted, the external address bus, data bus and bus control signals are floated. HOLD, $\overline{\text{BOFF}}$, HOLDA and BREQ are used together to arbitrate access to the processor's external bus by external bus agents. Since the processor grants HOLD requests and enters the Hold Acknowledge state even while $\overline{\text{RESET}}$ is asserted, HOLDA pin state is independent of the $\overline{\text{RESET}}$ pin.
BREQ	O S H(Q) R(0)	**BUS REQUEST** is asserted when the bus controller has a request pending. BREQ can be used by external bus arbitration logic in conjunction with HOLD and HOLDA to determine when to return mastership of the external bus to the processor.
D/$\overline{\text{C}}$	O S H(Z) R(Z)	**DATA OR CODE** is asserted for a data request and deasserted for instruction requests. D/$\overline{\text{C}}$ has the same timing as W/$\overline{\text{R}}$.
$\overline{\text{DMA}}$	O S H(Z) R(Z)	**DMA ACCESS** indicates whether the bus request was initiated by the DMA controller. $\overline{\text{DMA}}$ is asserted for any DMA request. $\overline{\text{DMA}}$ is deasserted for all other requests.
$\overline{\text{SUP}}$	O S H(Z) R(Z)	**SUPERVISOR ACCESS** indicates whether the bus request is issued while in supervisor mode. $\overline{\text{SUP}}$ is asserted when the request has supervisor privileges, and is deasserted otherwise. $\overline{\text{SUP}}$ can be used to isolate supervisor code and data structures from non-supervisor requests.

Table 3. 80960CF Pin Description—Processor Control Signals

Name	Type	Description
$\overline{\text{RESET}}$	I A(L) H(Z) R(Z) N(Z)	$\overline{\text{RESET}}$ causes the chip to reset. When $\overline{\text{RESET}}$ is asserted, all external signals return to the reset state. When $\overline{\text{RESET}}$ is deasserted, initialization begins. When the 2-x clock mode is selected, $\overline{\text{RESET}}$ must remain asserted for 16 PCLK2:1 cycles before being deasserted in order to guarantee correct processor initialization. When the 1-x clock mode is selected, $\overline{\text{RESET}}$ must remain asserted for 10,000 PCLK2:1 cycles before being deasserted in order to guarantee correct initialization. The CLKMODE pin selects 1-x or 2-x input clock division of the CLKIN pin. The processor's Hold Acknowledge bus state functions while the chip is reset. If the processor's bus is in the Hold Acknowledge state when $\overline{\text{RESET}}$ is asserted, the processor will internally reset, but maintains the Hold Acknowledge state on external pins until the Hold request is removed. If a hold request is made while the processor is in the reset state, the processor bus grants HOLDA and enters the Hold Acknowledge state.
$\overline{\text{FAIL}}$	O S H(Q) R(0)	**FAIL** indicates failure of the processor's self-test performed at initialization. When $\overline{\text{RESET}}$ is deasserted and the processor begins initialization, the $\overline{\text{FAIL}}$ pin is asserted. An internal self-test is performed as part of the initialization process. If this self-test passes, the $\overline{\text{FAIL}}$ pin is deasserted otherwise it remains asserted. The $\overline{\text{FAIL}}$ pin is reasserted while the processor performs an external bus self-confidence test. If this self-test passes, the processor deasserts the $\overline{\text{FAIL}}$ pin and branches to the user's initialization routine; otherwise the $\overline{\text{FAIL}}$ pin remains asserted. Internal self-test and the use of the $\overline{\text{FAIL}}$ pin can be disabled with the STEST pin.

ADVANCE INFORMATION

Table 3. 80960CF Pin Description—Processor Control Signals (Continued)

Name	Type	Description
STEST	I S(L) H(Z) R(Z)	**SELF TEST** causes the processor's internal self-test feature to be enabled or disabled at initialization. STEST is read on the rising edge of $\overline{\text{RESET}}$. When asserted, the processor's internal self-test and external bus confidence tests are performed during processor initialization. When deasserted, only the external bus confidence tests are performed during initialization.

$\overline{\text{ONCE}}$	I
	A(L)
	H(Z)
	R(Z)
		ON CIRCUIT EMULATION causes all outputs to be floated when asserted. $\overline{\text{ONCE}}$ is continuously sampled while $\overline{\text{RESET}}$ is low, and is latched on the rising edge of $\overline{\text{RESET}}$. To place the processor in the ONCE state:
		  (1) assert $\overline{\text{RESET}}$ and $\overline{\text{ONCE}}$ (order does not matter)
		  (2) wait for at least 16 CLKIN periods in 2-x mode, or 10,000 CLKIN periods in 1-x mode, after V_{CC} and CLKIN are within operating specifications
		  (3) deassert $\overline{\text{RESET}}$
		  (4) wait at least 32 CLKIN periods
		(The processor is now latched in the ONCE state as long as $\overline{\text{RESET}}$ is high.)
		
		To exit the ONCE state, bring V_{CC} and CLKIN to operating conditions, then assert $\overline{\text{RESET}}$ and bring $\overline{\text{ONCE}}$ high prior to deasserting $\overline{\text{RESET}}$.
		
		CLKIN must operate within the specified operating conditions of the processor until step 4 above is completed. The CLKIN may then be changed to DC to achieve the lowest possible ONCE mode leakage current.
		
		$\overline{\text{ONCE}}$ can be used by emulator products or for board testers to effectively make an installed processor transparent in the board.

CLKIN	I A(E) H(Z) R(Z)	**CLOCK INPUT** is an input for the external clock needed to run the processor. The external clock is internally divided as prescribed by the CLKMODE pin to produce PCLK2:1.
CLKMODE	I A(L) H(Z) R(Z)	**CLOCK MODE** selects the division factor applied to the external clock input (CLKIN). When CLKMODE is high, CLKIN is divided by one to create PCLK2:1 and the processor's internal clock. When CLKMODE is low, CLKIN is divided by two to create PCLK2:1 and the processor's internal clock. CLKMODE should be tied high or low in a system, as the clock mode is not latched by the processor. If left unconnected, the processor internally pulls the CLKMODE pin low, enabling the 2-x clock mode.
PCLK2 PCLK1	O S H(Q) R(Q)	**PROCESSOR OUTPUT CLOCKS** provide a timing reference for all inputs and outputs of the processor. All inputs and output timings are specified in relation to PCLK2 and PCLK1. PCLK2 and PCLK1 are identical signals. Two output pins are provided to allow flexibility in the system's allocation of capacitive loading on the clock. PCLK2:1 may also be connected at the processor to form a single clock signal.
V_{SS}	—	**GROUND** connections consist of 24 pins which must be connected externally to a V_{SS} board plane.
V_{CC}	—	**POWER** connections consist of 24 pins which must be connected externally to a V_{CC} board plane.
V_{CCPLL}	—	**V_{CCPLL}** is a separate V_{CC} supply pin for the phase lock loop used in 1x clock mode. Connecting a simple low pass filter to V_{CCPLL} may help reduce clock jitter (T_{CP}) in noisy environments. Otherwise, V_{CCPLL} should be connected to V_{CC}.
N/C	—	**NO CONNECT** pins must not be connected in a system.

ADVANCE INFORMATION

intel®

Table 4. 80960CF Pin Description—DMA and Interrupt Unit Control Signals

Name	Type	Description
$\overline{\text{DREQ3}}$ $\overline{\text{DREQ2}}$ $\overline{\text{DREQ1}}$ $\overline{\text{DREQ0}}$	I A(L) H(Z) R(Z)	**DMA REQUEST** causes a DMA transfer to be requested. Each of the four signals request a transfer on a single channel. $\overline{\text{DREQ0}}$ requests channel 0, $\overline{\text{DREQ1}}$ requests channel 1, etc. When two or more channels are requested simultaneously, the channel with the highest priority is serviced first. Channel priority mode is programmable.
$\overline{\text{DACK3}}$ $\overline{\text{DACK2}}$ $\overline{\text{DACK1}}$ $\overline{\text{DACK0}}$	O S H(1) R(1)	**DMA ACKNOWLEDGE** indicates that a DMA transfer is being executed. Each of the four signals acknowledge a transfer for a single channel. $\overline{\text{DACK0}}$ acknowledges channel 0, $\overline{\text{DACK1}}$ acknowledges channel 1, etc. $\overline{\text{DACK3:0}}$ are asserted when the requesting device of a DMA is accessed.
$\overline{\text{EOP3}}$/TC3 $\overline{\text{EOP2}}$/TC2 $\overline{\text{EOP1}}$/TC1 $\overline{\text{EOP0}}$/TC0	I / O A(L) H(Z/Q) R(Z)	**END OF PROCESS/TERMINAL COUNT** can be programmed as either an input ($\overline{\text{EOP3:0}}$) or as an output ($\overline{\text{TC3:0}}$), but not both. Each pin is individually programmable. When programmed as an input, $\overline{\text{EOPx}}$ causes the termination of a current DMA transfer for the channel corresponding to the $\overline{\text{EOPx}}$ pin. $\overline{\text{EOP0}}$ corresponds to channel 0, $\overline{\text{EOP1}}$ corresponds to channel 1, etc. When a channel is configured for source *and* destination chaining, the EOP pin for that channel causes termination of only the current buffer transferred and causes the next buffer to be transferred. $\overline{\text{EOP3:0}}$ are asynchronous inputs.
When programmed as an output, the channel's $\overline{\text{TCx}}$ pin indicates that the channel byte count has reached 0 and a DMA has terminated. $\overline{\text{TCx}}$ is driven with the same timing as $\overline{\text{DACKx}}$ during the last DMA transfer for a buffer. If the last bus request is executed as multiple bus accesses, $\overline{\text{TCx}}$ remains asserted for the entire bus request.
$\overline{\text{XINT7}}$ $\overline{\text{XINT6}}$ $\overline{\text{XINT5}}$ $\overline{\text{XINT4}}$ $\overline{\text{XINT3}}$ $\overline{\text{XINT2}}$ $\overline{\text{XINT1}}$ $\overline{\text{XINT0}}$	I A(E/L) H(Z) R(Z)	**EXTERNAL INTERRUPT PINS** cause interrupts to be requested. These pins can be configured in three modes.
In Dedicated Mode, each pin is a dedicated external interrupt source. Dedicated inputs can be individually programmed to be level (low) or edge (falling) activated.
In Expanded Mode, the 8 pins act together as an 8-bit vectored interrupt source. The interrupt pins in this mode are level activated. Since the interrupt pins are active low, the vector number requested is the one's complement of the positive logic value place on the port. This eliminates glue logic to interface to combinational priority encoders which output negative logic.
In Mixed Mode, $\overline{\text{XINT7:5}}$ are dedicated sources and $\overline{\text{XINT4:0}}$ act as the 5 most significant bits of an expanded mode vector. The least significant bits are set to 010 internally.
$\overline{\text{NMI}}$	I A(E) H(Z) R(Z)	**NON-MASKABLE INTERRUPT** causes a non-maskable interrupt event to occur. $\overline{\text{NMI}}$ is the highest priority interrupt recognized. $\overline{\text{NMI}}$ is an edge (falling) activated source.

3.3. 80960CF Pinout

3.3.1 80960CF PGA PINOUT

Tables 5 and 6 list the 80960CF pin names with package location. Figure 4-a depicts the complete 80960CF pinout as viewed from the top side of the component (i.e., pins facing down). Figure 4b shows the complete 80960CF pinout as viewed from the pin-side of the package (i.e., pins facing up). See **Section 4.0, Electrical Specifications** for specifications and recommended connections.

Table 5. PGA Pin Name with Package Location (Signal Order)

Address Bus	Data Bus	Bus Control	Processor Control	I/O
Name . . Location	*Name . . Location*	*Name . . Location*	*Name . . . . Location*	*Name . . Location*
A31 . . . . S15	D31 . . . . R03	$\overline{BE3}$ S05	$\overline{RESET}$ A16	$\overline{DREQ3}$ A07
A30 . . . . Q13	D30 . . . . Q05	$\overline{BE2}$ S06		$\overline{DREQ2}$ B06
A29 . . . . R14	D29 . . . . S02	$\overline{BE1}$ S07	$\overline{FAIL}$ A02	$\overline{DREQ1}$ A06
A28 . . . . Q14	D28 . . . . Q04	$\overline{BE0}$ R09		$\overline{DREQ0}$ B05
A27 . . . . S16	D27 . . . . R02		STEST B02	
A26 . . . . R15	D26 . . . . Q03	W/$\overline{R}$ S10		$\overline{DACK3}$ A10
A25 . . . . S17	D25 . . . . S01		$\overline{ONCE}$ C03	$\overline{DACK2}$ A09
A24 . . . . Q15	D24 . . . . R01	$\overline{ADS}$ R06		$\overline{DACK1}$ A08
A23 . . . . R16	D23 . . . . Q02		CKLIN C13	$\overline{DACK0}$ B08
A22 . . . . R17	D22 . . . . P03	$\overline{READY}$ S03	CLKMODE C14	
A21 . . . . Q16	D21 . . . . Q01	$\overline{BTERM}$ R04	PCLK1 . . . . B14	$\overline{EOP}/\overline{TC0}$ . . . A11
A20 . . . . P15	D20 . . . . P02		PCLK2 . . . . B13	$\overline{EOP}/\overline{TC1}$ . . . A12
A19 . . . . P16	D19 . . . . P01	$\overline{WAIT}$ S12		$\overline{EOP}/\overline{TC2}$ . . . A13
A18 . . . . Q17	D18 . . . . N02	$\overline{BLAST}$ S08	**V$_{SS}$**	$\overline{EOP}/\overline{TC3}$ . . . A14
A17 . . . . P17	D17 . . . . N01		*Location*	
A16 . . . . N16	D16 . . . . M01	DT/$\overline{R}$ S11	C07, C08, C09, C10, C11, C12, F15, G03, G15, H03, H15, J03, J15, K03, K15, L03, L15, M03, M15, Q07, Q08, Q09, Q10, Q11	$\overline{XINT7}$ C17
A15 . . . . N17	D15 . . . . L01	$\overline{DEN}$ S09		$\overline{XINT6}$ C16
A14 . . . . M17	D14 . . . . L02			$\overline{XINT5}$ B17
A13 . . . . L16	D13 . . . . K01	$\overline{LOCK}$ S14		$\overline{XINT4}$ C15
A12 . . . . L17	D12 . . . . J01			$\overline{XINT3}$ B16
A11 . . . . K17	D11 . . . . H01	HOLD R05		$\overline{XINT2}$ A17
A10 . . . . J17	D10 . . . . H02	HOLDA S04	**V$_{CC}$**	$\overline{XINT1}$ A15
A9 . . . . H17	D9 . . . . G01	BREQ R13	*Location*	$\overline{XINT0}$ B15
A8 . . . . G17	D8 . . . . F01		B07, B09, B11, B12, C06, E15, F03, F16, G02, H16, J02, J16, K02, K16, M02, M16, N03, N15, Q06, R07, R08, R10, R11	
A7 . . . . G16	D7 . . . . E01	D/$\overline{C}$ S13		$\overline{NMI}$ D15
A6 . . . . F17	D6 . . . . F02	$\overline{DMA}$ R12		
A5 . . . . E17	D5 . . . . D01	$\overline{SUP}$ Q12		
A4 . . . . E16	D4 . . . . E02			
			V$_{CCPLL}$ B10	
A3 . . . . D17	D3 . . . . C01	$\overline{BOFF}$ B01	**No Connect**	
A2 . . . . D16	D2 . . . . D02		*Location*	
	D1 . . . . C02		A01, A03, A04, A05, B03, B04, C04, C05, D03	
	D0 . . . . E03			

ADVANCE INFORMATION

Table 6. PGA Pin Name with Package Location (Pin Order)

Address Bus	Data Bus	Bus Control	Processor Control	I/O
Location . . Name	*Location . . Name*	*Location . . Name*	*Location . . . . Name*	*Location . . Name*
A01 . . . . NC	C01 . . . . D3	G01 . . . . D9	M01 . . . . D16	R01 . . . . D24
A02 . . . . $\overline{\text{FAIL}}$	C02 . . . . D1	G02 . . . . V_{CC}	M02 . . . . V_{CC}	R02 . . . . D27
A03 . . . . NC	C03 . . . . . . $\overline{\text{ONCE}}$	G03 . . . . V_{SS}	M03 . . . . V_{SS}	R03 . . . . D31
A04 . . . . NC	C04 . . . . NC	G15 . . . . V_{SS}	M15 . . . . V_{SS}	R04 . . . . . $\overline{\text{BTERM}}$
A05 . . . . NC	C05 . . . . NC	G16 . . . . A7	M16 . . . . V_{CC}	R05 . . . . . . HOLD
A06 . . . . . $\overline{\text{DREQ1}}$	C06 . . . . V_{CC}	G17 . . . . A8	M17 . . . . A14	R06 . . . . $\overline{\text{ADS}}$
A07 . . . . . $\overline{\text{DREQ3}}$	C07 . . . . V_{SS}			R07 . . . . V_{CC}
A08 . . . . . $\overline{\text{DACK1}}$	C08 . . . . V_{SS}	H01 . . . . D11	N01 . . . . D17	R08 . . . . V_{CC}
A09 . . . . . $\overline{\text{DACK2}}$	C09 . . . . V_{SS}	H02 . . . . D10	N02 . . . . D18	R09 . . . . $\overline{\text{BE0}}$
A10 . . . . . $\overline{\text{DACK3}}$	C10 . . . . V_{SS}	H03 . . . . V_{SS}	N03 . . . . V_{CC}	R10 . . . . V_{CC}
A11 . . . $\overline{\text{EOP/TC0}}$	C11 . . . . V_{SS}	H15 . . . . V_{SS}	N15 . . . . V_{CC}	R11 . . . . V_{CC}
A12 . . . $\overline{\text{EOP/TC1}}$	C12 . . . . V_{SS}	H16 . . . . V_{CC}	N16 . . . . A16	R12 . . . . $\overline{\text{DMA}}$
A13 . . . $\overline{\text{EOP/TC2}}$	C13 . . . . . . CLKIN	H17 . . . . A9	N17 . . . . A15	R13 . . . . . BREQ
A14 . . . $\overline{\text{EOP/TC3}}$	C14 . . CLKMODE			R14 . . . . A29
A15 . . . . . . $\overline{\text{XINT1}}$	C15 . . . . . . $\overline{\text{XINT4}}$	J01 . . . . D12	P01 . . . . D19	R15 . . . . A26
A16 . . . . . $\overline{\text{RESET}}$	C16 . . . . . $\overline{\text{XINT6}}$	J02 . . . . V_{CC}	P02 . . . . D20	R16 . . . . A23
A17 . . . . . . $\overline{\text{XINT2}}$	C17 . . . . . $\overline{\text{XINT7}}$	J03 . . . . V_{SS}	P03 . . . . D22	R17 . . . . A22
		J15 . . . . V_{SS}	P15 . . . . A20	
B01 . . . . . . $\overline{\text{BOFF}}$	D01 . . . . D5	J16 . . . . V_{CC}	P16 . . . . A19	S01 . . . . D25
B02 . . . . . STEST	D02 . . . . D2	J17 . . . . A10	P17 . . . . A17	S02 . . . . D29
B03 . . . . NC	D03 . . . . NC			S03 . . . . . $\overline{\text{READY}}$
B04 . . . . NC	D15 . . . . $\overline{\text{NMI}}$	K01 . . . . D13	Q01 . . . . D21	S04 . . . . . HOLDA
B05 . . . . $\overline{\text{DREQ0}}$	D16 . . . . A2	K02 . . . . V_{CC}	Q02 . . . . D23	S05 . . . . $\overline{\text{BE3}}$
B06 . . . . $\overline{\text{DREQ2}}$	D17 . . . . A3	K03 . . . . V_{SS}	Q03 . . . . D26	S06 . . . . $\overline{\text{BE2}}$
B07 . . . . V_{CC}		K15 . . . . V_{SS}	Q04 . . . . D28	S07 . . . . $\overline{\text{BE1}}$
B08 . . . . . $\overline{\text{DACK0}}$	E01 . . . . D7	K16 . . . . V_{CC}	Q05 . . . . D30	S08 . . . . . $\overline{\text{BLAST}}$
B09 . . . . V_{CC}	E02 . . . . D4	K17 . . . . A11	Q06 . . . . V_{CC}	S09 . . . . $\overline{\text{DEN}}$
B10 . . . . . V_{CCPLL}	E03 . . . . D0		Q07 . . . . V_{SS}	S10 . . . . W/$\overline{\text{R}}$
B11 . . . . V_{CC}	E15 . . . . V_{CC}	L01 . . . . D15	Q08 . . . . V_{SS}	S11 . . . . DT/$\overline{\text{R}}$
B12 . . . . V_{CC}	E16 . . . . A4	L02 . . . . D14	Q09 . . . . V_{SS}	S12 . . . . $\overline{\text{WAIT}}$
B13 . . . . . PCLK2	E17 . . . . A5	L03 . . . . V_{SS}	Q10 . . . . V_{SS}	S13 . . . . D/$\overline{\text{C}}$
B14 . . . . . PCLK1		L15 . . . . V_{SS}	Q11 . . . . V_{SS}	S14 . . . . . . $\overline{\text{LOCK}}$
B15 . . . . . . $\overline{\text{XINT0}}$	F01 . . . . D8	L16 . . . . A13	Q12 . . . . $\overline{\text{SUP}}$	S15 . . . . A31
B16 . . . . . . $\overline{\text{XINT3}}$	F02 . . . . D6	L17 . . . . A12	Q13 . . . . A30	S16 . . . . A27
B17 . . . . . . $\overline{\text{XINT5}}$	F03 . . . . V_{CC}		Q14 . . . . A28	S17 . . . . A25
	F15 . . . . V_{SS}		Q15 . . . . A24	
	F16 . . . . V_{CC}		Q16 . . . . A21	
	F17 . . . . A6		Q17 . . . . A18	

intel®

Figure 4a. 80960CF PGA Pinout (View from Top Side)

271328–3

ADVANCE INFORMATION

intel.

Figure 4b. 80960CF PGA Pinout (View from Bottom Side)

intel®

3.4. Mechanical Data

3.4.1 CERAMIC PGA PACKAGE

271328–5

Family: Ceramic Pin Grid Array Package						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
A	3.56	4.57		0.140	0.180	
A_1	0.64	1.14	SOLID LID	0.025	0.045	SOLID LID
A_2	23	0.30	SOLID LID	0.110	0.140	SOLID LID
A_3	1.14	1.40		0.045	0.055	
B	0.43	0.51		0.017	0.020	
D	44.07	44.83		1.735	1.765	
D_1	40.51	40.77		1.595	1.605	
e_1	2.29	2.79		0.090	0.110	
L	2.54	3.30		0.100	0.130	
N	168			168		
S_1	1.52	2.54		0.060	0.100	
ISSUE	IWS REV X 7/15/88					

Figure 5. 168-Lead Ceramic PGA Package Dimensions

ADVANCE INFORMATION

Table 7. Ceramic PGA Package Dimension Symbols

Letter or Symbol	Description of Dimensions
A	Distance from seating plane to highest point of body
A_1	Distance between seating plane and base plane (lid)
A_2	Distance from base plane to highest point of body
A_3	Distance from seating plane to bottom of body
B	Diameter of terminal lead pin
D	Largest overall package dimension of length
D_1	A body length dimension, outer lead center to outer lead center
e_1	Linear spacing between true lead position centerlines
L	Distance from seating plane to end of lead
S_1	Other body dimension, outer lead center to edge of body

NOTES:
1. Controlling dimension: millimeter.
2. Dimension "e_1" ("e") is non-cumulative.
3. Seating plane (standoff) is defined by P.C. board hole size: 0.0415–0.0430 inch.
4. Dimensions "B", "B_1" and "C" are nominal.
5. Details of Pin 1 identifier are optional.

ADVANCE INFORMATION

3.5. Package Thermal Specifications

The 80960CF is specified for operation when T_C (the case temperature) is within the range of $-40°C - +110°C$. T_C may be measured in any environment to determine whether the 80960CF is within specified operating range. The case temperature is measured at the center of the top surface, opposite the pins. Refer to Figure 7.

T_A (the ambient temperature) can be calculated from θ_{CA} (thermal resistance from case to ambient) with the following equation:

$$T_A = T_C - P * \theta_{CA}$$

Table 8 shows the maximum T_A allowable (without exceeding T_C) at various airflows and operating frequencies (f_{PCLK}).

Note that T_A is greatly improved by attaching fins or a heat sink to the package. P (the maximum power consumption) is calculated by using the typical I_{CC} as tabulated in Section 4.4, **DC Specifications**, and V_{CC} of 5V.

Table 8. Maximum T_A at Various Airflows In °C (PGA Package Only)

	f_{PCLK} (MHz)	Airflow-ft/min (m/sec)					
		0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)
T_A with Heat Sink*	33	38	57	74	76	81	84
	25	50	65	79	81	85	87
	16	63	74	84	86	89	90
T_A without Heat Sink	33	18	33	47	57	66	67
	25	34	46	57	65	72	74
	16	51	60	68	74	80	81

*0.285″ high unidirectional heat sink (Al alloy 6061, 50 mil fin width, 150 mil center-to-center fin spacing).

PGA Thermal Resistance—°C/Watt						
Parameter	Airflow—ft./min (m/sec)					
	0 (0)	200 (1.01)	400 (2.03)	600 (3.07)	800 (4.06)	1000 (5.07)
θ Junction-to-Case (Case Measured as shown in Figure 7)	1.5	1.5	1.5	1.5	1.5	1.5
θ Case-to-Ambient (No Heatsink)	17	14	11	9	7.1	6.6
θ Case-to-Ambient (with Unidirectional) Heatsink)*	13	9	5.5	5.0	3.9	3.4

271328–6

NOTES:
1. This table applies to 80960CF PGA plugged into socket or soldered directly into board.
2. $\theta_{JA} = \theta_{JC} + \theta_{CA}$.
3. $\theta_{J\text{-}CAP} = 4°C/W$ (approx.)
   $\theta_{J\text{-}PIN} = 4°C/W$ (inner pins) (approx.)
   $\theta_{J\text{-}PIN} = 8°C/W$ (outer pins) (approx.)
* 0.285″ high unidirectional heat sink (Al alloy 6061, 50 mil fin width, 150 mil center-to-center fin spacing).

Figure 6. 80960CF PGA Package Thermal Characteristics

ADVANCE INFORMATION

Figure 7. Measuring 80960CF PGA Case Temperature

3.6 Stepping Register Information

Upon Reset, Register G0 contains die stepping information. The following figure shows how G0 is configured. The most significant byte contains an ASCII 0. The upper middle byte contains an ASCII C. The lower middle byte contains an ASCII F. The least significant byte contains the stepping number in ASCII. G0 retains this information until it is written over by the user program.

Table 9 contains a cross reference of the number in the least significant byte of register G0 to the die stepping number.

ASCII	00	43	46	Stepping Number
DECIMAL	0	C	F	Stepping Number
	MSB			LSB

Figure 8. Register G0

Table 9. Die Stepping Cross Reference

G0 Least Significant Byte	Die Stepping
01	A
02	B
03	C
04	D
05	E

3.7 Suggested Sources for 80960CF Accessories

The following are some suggested sources of accessories for the 80960CF. They are neither an endorsement of any kind, nor a warranty of the performance of any of the listed products and/or companies.

Sockets

1. 3M Textool Test and Interconnection Products Department
   P.O. Box 2963
   Austin, TX   78769-2963

2. Augat, Inc.
   Interconnection Products Group
   33 Perry Avenue
   P.O. Box 779
   Attleboro, MA   02703
   (508) 222-2202

3. Concept Manufacturing Inc.
   (Decoupling Sockets)
   43024 Christy Street
   Fremont, CA   94538
   (415) 651-3804

Heat Sinks/Fins

1. Thermalloy, Inc.
   2021 West Valley View Lane
   Dallas, TX   75381-0839
   (214) 243-4321

2. E G & G Division
   60 Audubon Road
   Wakefield, MA   01880
   (617) 245-5900

ADVANCE INFORMATION

intel.

4.0 ELECTRICAL SPECIFICATIONS

4.1 Absolute Maximum Ratings

Parameter	Maximum Rating
Storage Temperature	−65 °C to +150 °C
Case Temperature Under Bias[2]	−40 °C to +125 °C
Supply Voltage wrt. V_{SS}	−0.5V to +6.5V
Voltage on Other pins wrt V_{SS}	−0.5V to V_{CC} +0.5V

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

4.2. Operating Conditions

Operating Conditions (80960CF-33, -25, -16)

Symbol	Parameter		Min	Max	Units	Notes
V_{CC}	Supply Voltage	80960CF-30	4.75	5.25		
		80960CF-25	4.50	5.50	V	
		80960CF-16	4.50	5.50		
f_{CLK2x}	Input Clock Frequency (2-x Mode)	80960CF-30	0	60.6	MHz	
		80960CF-25	0	50	MHz	
		80960CF-16	0	32	MHz	
f_{CLK1x}	Input Clock Frequency (1-x Mode)	80960CF-30	8	30.3	MHz	
		80960CF-25	8	25	MHz	(1)
		80960CF-16	8	16	MHz	
T_C	Case Temperature Under Bias 80960CF-30, -25, -16	PGA Package	−40	+110	°C	

NOTES:
(1) When in the 1-x input clock mode, CLKIN is an input to an internal phase-locked loop and must maintain a minimum frequency of 8 MHz for proper processor operation. However, in the 1-x Mode, CLKIN may still be stopped when the processor either is in a reset condition or is reset. If CLKIN is stopped, the specified RESET low time must be provided once CLKIN restarts and has stabilized.
(2) Case temperatures are "Instant On".

4.3 Recommended Connections

Power and ground connections must be made to multiple V_{CC} and V_{SS} (GND) pins. Every 80960CF-based circuit board should include power (V_{CC}) and ground (V_{SS}) planes for power distribution. Every V_{CC} pin must be connected to the power plane, and every V_{SS} pin must be connected to the ground plane. Pins identified as "N.C." **must not** be connected in the system.

Liberal decoupling capacitance should be placed near the 80960CF. The processor can cause transient power surges when its numerous output buffers transition, particularly when connected to large capacitive loads.

Low inductance capacitors and interconnects are recommended for best high frequency electrical performance. Inductance can be reduced by shortening board traces between the processor and decoupling capacitors as much as possible. Capacitors specifically designed for PGA packages will offer the lowest possible inductance.

For reliable operation, always connect unused inputs to an appropriate signal level. In particular, any unused interrupt (XINT, NMI) or DMA (DREQ) input should be connected to V_{CC} through a pull-up resistor, as should BTERM if not used. Pull-up resistors should be in the range of 20 KΩ for each pin tied high. If READY or HOLD are not used, the unused input should be connected to ground. **N.C. pins must always remain unconnected.** Refer to the *i960 CA Microprocessor Reference Manual* for more information.

ADVANCE INFORMATION

4.4. DC Specifications

DC Characteristics
(80960CF-30, -25, -16 under the conditions described in **Section 4.2, Operating Conditions**.)

Symbol	Parameter	Min	Max	Units	Notes
V_{IL}	Input Low Voltage for all pins except $\overline{RESET}$	−0.3	0.8	V	
V_{IH}	Input High Voltage for all pins except $\overline{RESET}$	2.0	$V_{CC} + 0.3$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 5$ mA
V_{OH}	Output High Voltage $I_{OH} = -1$mA $I_{OH} = -200\mu A$	2.4 $V_{CC} - 0.5$		V V	
V_{ILR}	Input Low Voltage for $\overline{RESET}$	− 0.3	1.5	V	
V_{IHR}	Input High Voltage for $\overline{RESET}$	3.5	$V_{CC} + 0.3$	V	
I_{LI1}	Input Leakage Current for each pin *except*: $\overline{BTERM}$, $\overline{ONCE}$, $\overline{DREQ3{:}0}$, STEST, $\overline{EOP3{:}0}/TC3{:}0$, NMI, $\overline{XINT7{:}0}$, $\overline{READY}$, HOLD, $\overline{BOFF}$, CLKMODE		±15	μA	$0V \leq V_{IN} \leq V_{CC}$ (1)
I_{LI2}	Input Leakage Current for: $\overline{BTERM}$, $\overline{ONCE}$, $\overline{DREQ3{:}0}$, STEST, $\overline{EOP3{:}0}/TC3{:}0$, NMI, $\overline{XINT7{:}0}$, $\overline{BOFF}$	0	−325	μA	$V_{IN} = 0.45$V (2)
I_{LI3}	Input Leakage Current for: $\overline{READY}$, HOLD, CLKMODE	0	500	μA	$V_{IN} = 2.4$V (3)
I_{LO}	Output Leakage Current		±15	μA	$0.45V \leq V_{OUT} \leq V_{CC}$

I_{CC}	Supply Current (80960CF-30)
	    I_{CC} Max
	    I_{CC} Typ
			1150
			960
				mA	(4)
					(5)

I_{CC}	Supply Current (80960CF-25)
	    I_{CC} Max
	    I_{CC} Typ
			950
			775
				mA	(4)
					(5)

I_{CC}	Supply Current (80960CF-16)
	    I_{CC} Max
	    I_{CC} Typ
			750
			575
				mA	(4)
					(5)

I_{ONCE}	ONCE-mode Supply Current		150	mA	
C_{IN}	Input Capacitance for: CLKIN, $\overline{RESET}$, $\overline{ONCE}$, $\overline{READY}$, HOLD, $\overline{DREQ3{:}0}$, $\overline{BOFF}$ $\overline{XINT7{:}0}$, NMI, BTERM, CLKMODE	0	12	pF	$F_C = 1$ MHz
C_{OUT}	Output Capacitance of each output pin		12	pF	$F_C = 1$ MHz, (6)
$C_{I/O}$	I/O Pin Capacitance		12	pF	$F_C = 1$ MHz

NOTES:
(1) No Pull-up or pull-down.
(2) These pins have internal pullup resistors.
(3) These pins have internal pulldown resistors.
(4) Measured at worst case frequency, V_{CC} and temperature, with device operating and outputs loaded to the test conditions described in **Section 4.5.1, AC Test Conditions.**
(5) I_{CC} Typical is not tested.
(6) Output Capacitance is the capacitive load of a floating output.
(7) CLKMODE pin has a pulldown resistor only when $\overline{ONCE}$ pin is deasserted.

ADVANCE INFORMATION   23

intel.

4.5 AC Specifications

AC Characteristics — 80960CF-30

(80960CF-30 only, under the conditions described in **Section 4.2, Operating Conditions** and **Section 4.5.1, AC Test Conditions**.) See notes which follow this table.

Symbol	Parameter		Min	Max	Units	Notes
INPUT CLOCK(10)						
T_F	CLKIN Frequency		0	60.6	MHz	(1)
T_C	CLKIN Period	In 1-x Mode (f_{CLK1x})	33	125	ns	(1,12)
		In 2-x Mode (f_{CLK2x})	16.5	∞	ns	(1)
T_{CS}	CLKIN Period Stability	In 1-x Mode (f_{CLK1x})		±0.1%	Δ	(1,13)
T_{CH}	CLKIN High Time	In 1-x Mode (f_{CLK1x})	6	62.5	ns	(1,12)
		In 2-x Mode (f_{CLK2x})	6	∞	ns	(1)
T_{CL}	CLKIN Low Time	In 1-x Mode (f_{CLK1x})	6	62.5	ns	(1,12)
		In 2-x Mode (f_{CLK2x})	6	∞	ns	(1)
T_{CR}	CLKIN Rise Time		0	6	ns	(1)
T_{CF}	CLKIN Fall Time		0	6	ns	(1)
OUTPUT CLOCKS(9)						
T_{CP}	CLKIN to PCLK2:1 Delay	In 1-x Mode (f_{CLK1x})	−2	2	ns	(1,3,13,14)
		In 2-x Mode (f_{CLK2x})	2	25	ns	(1,3)
T	PCLK2:1 Period	In 1-x Mode (f_{CLK1x})	T_C		ns	(1,13)
		In 2-x Mode (f_{CLK2x})	$2T_C$		ns	(1,3)
T_{PH}	PCLK2:1 High Time		$(T/2) - 2$	$T/2$	ns	(1,13)
T_{PL}	PCLK2:1 Low Time		$(T/2) - 2$	$T/2$	ns	(1,13)
T_{PR}	PCLK2:1 Rise Time		1	4	ns	(1,3)
T_{PF}	PCLK2:1 Fall Time		1	4	ns	(1,3)
SYNCHRONOUS OUTPUTS(10)						
T_{OV}	Output Valid Delay, Output Hold					(6, 11)
T_{OH}	T_{OV1}, T_{OH1}	A31:2	3	14	ns	
	T_{OV2}, T_{OH2}	$\overline{BE3:0}$	3	16	ns	
	T_{OV3}, T_{OH3}	$\overline{ADS}$	6	18	ns	
	T_{OV4}, T_{OH4}	W/$\overline{R}$	3	18	ns	
	T_{OV5}, T_{OH5}	D/$\overline{C}$, $\overline{SUP}$, $\overline{DMA}$	4	16	ns	
	T_{OV6}, T_{OH6}	$\overline{BLAST}$, $\overline{WAIT}$	5	16	ns	
	T_{OV7}, T_{OH7}	$\overline{DEN}$	3	16	ns	
	T_{OV8}, T_{OH8}	HOLDA, BREQ	4	16	ns	
	T_{OV9}, T_{OH9}	$\overline{LOCK}$	4	16	ns	
	T_{OV10}, T_{OH10}	$\overline{DACK3:0}$	4	18	ns	
	T_{OV11}, T_{OH11}	D31:0	3	16	ns	
	T_{OV12}, T_{OH12}	DT/$\overline{R}$	$T/2 + 3$	$T/2 + 14$	ns	
	T_{OV13}, T_{OH13}	$\overline{FAIL}$	2	14	ns	(6, 11)
	T_{OV14}, T_{OH14}	$\overline{EOP}$/TC3:0	3	18	ns	
T_{OF}	Output Float for all outputs		3	22	ns	(6)
SYNCHRONOUS INPUTS(10)						
T_{IS}	Input Setup					
	T_{IS1}	D31:0	3		ns	(1,11)
	T_{IS2}	$\overline{BOFF}$	17		ns	(1,11)
	T_{IS3}	$\overline{BTERM}$/$\overline{READY}$	7		ns	(1,11)
	T_{IS4}	HOLD	7		ns	(1,11)
T_{IH}	Input Hold					
	T_{IH1}	D31:0	5		ns	(1,11)
	T_{IH2}	$\overline{BOFF}$	5		ns	(1,11)
	T_{IH3}	$\overline{BTERM}$/$\overline{READY}$	2		ns	(1,11)
	T_{IH4}	HOLD	3		ns	(1,11)

ADVANCE INFORMATION

AC Characteristics — 80960CF-30

(80960CF-30 only, under the conditions described in **Section 4.2, Operating Conditions** and **Section 4.5.1, AC Test Conditions**.) See notes which follow this table. (Continued)

Symbol	Parameter	Min	Max	Units	Notes
RELATIVE OUTPUT TIMINGS[9,7]					
T_{AVSH1}	A31:2 Valid to $\overline{ADS}$ Rising	$T - 4$	$T + 4$	ns	
T_{AVSH2}	$\overline{BE3:0}$, W/$\overline{R}$, $\overline{SUP}$, D/$\overline{C}$, $\overline{DMA}$, $\overline{DACK3:0}$ Valid to $\overline{ADS}$ Rising	$T - 6$	$T + 6$	ns	
T_{AVEL1}	A31:2 Valid to $\overline{DEN}$ Falling	$T - 4$	$T + 4$	ns	
T_{AVEL2}	$\overline{BE3:0}$, W/$\overline{R}$, $\overline{SUP}$, $\overline{INST}$, $\overline{DMA}$, $\overline{DACK3:0}$ Valid to $\overline{DEN}$ Falling	$T - 6$	$T + 6$	ns	
T_{NLQV}	$\overline{WAIT}$ Falling to Output Data Valid	± 6		ns	
T_{DVNH}	Output Data Valid to $\overline{WAIT}$ Rising	$N*T - 6$	$N*T + 6$	ns	(4)
T_{NLNH}	$\overline{WAIT}$ Falling to $\overline{WAIT}$ Rising	$N*T \pm 4$		ns	(4)
T_{NHQX}	Output Data Hold after $\overline{WAIT}$ Rising	$(N + 1)*T - 6$	$(N + 1)*T + 6$	ns	(5)
T_{EHTV}	DT/$\overline{R}$ Hold after $\overline{DEN}$ High	$T/2 - 6$	∞	ns	(6)
T_{TVEL}	DT/$\overline{R}$ Valid to $\overline{DEN}$ Falling	$T/2 - 4$	$T/2 + 4$	ns	(7)
RELATIVE INPUT TIMINGS[7]					
T_{IS5}	$\overline{RESET}$ Input Setup (2x Clock Mode)	6		ns	(14)
T_{IH5}	$\overline{RESET}$ Input Hold (2x Clock Mode)	5		ns	(14)
T_{IS6}	$\overline{DREQ3:0}$ Input Setup	12		ns	(8)
T_{IH6}	$\overline{DREQ3:0}$ Input Hold	7		ns	(8)
T_{IS7}	$\overline{XINT7:0}$, $\overline{NMI}$ Input Setup	7		ns	(8)
T_{IH7}	$\overline{XINT7:0}$, $\overline{NMI}$ Input Hold	3		ns	(8)
T_{IS8}	$\overline{RESET}$ Input Setup (1x Clock Mode)	3		ns	(15)
T_{IH8}	$\overline{RESET}$ Input Hold (1x Clock Mode)	$T/4 + 1$		ns	(15)

NOTES:
1. See **Section 4.5.2, AC Timing Waveforms** for waveforms and definitions.
2. See Figure 22 for capacitive derating information for output delays and hold times.
3. See Figure 23 for capacitive derating information for rise and fall times.
4. Where N is the number of N_{RAD}, N_{RDD}, N_{WAD}, or N_{WDD} wait states that are programmed in the Bus Controller Region Table. When there are no wait states in an access, $\overline{WAIT}$ never goes active.
5. N = Number of wait states inserted with $\overline{READY}$.
6. Output Data and/or DT/$\overline{R}$ may be driven indefinitely following a cycle if there is no subsequent bus activity.
7. See Notes 1, 2 and 3.
8. Since asynchronous inputs are synchronized internally by the 80960CF they have no required setup or hold times in order to be recognized and for proper operation. However, to guarantee recognition of the input at a particular edge of PCLK2:1 the setup times shown must be met. Asynchronous inputs must be active for at least two consecutive PCLK2:1 rising edges to be seen by the processor.
9. These specifications are guaranteed by the processor.
10. These specifications must be met by the system for proper operation of the processor.
11. This timing is dependent upon the loading of PCLK2:1. Use the derating curves of **Section 4.5.3** to adjust the timing for PCLK2:1 loading.
12. In the 1-x input clock mode, the maximum input clock period is limited to 125 ns while the processor is operating. When the processor is in reset, the input clock may stop even in 1-x mode.
13. When in the 1-x input clock mode, these specifications assume a stable input clock with a period variation of less than $\pm 0.1\%$ between adjacent cycles.
14. In 2x clock mode, $\overline{RESET}$ is an asynchronous input which has no required setup and hold time for proper operation. However, to guarantee the device exits reset synchronized to a particular clock edge, the $\overline{RESET}$ pin must meet setup and hold times to the falling edge of the CLKIN. (See Figure 28a.)
15. In 1x clock mode, $\overline{RESET}$ is an asynchronous input which has no required setup and hold time for proper operation. However, to guarantee the device exits reset synchronized to a particular clock edge, the $\overline{RESET}$ pin must be deasserted while CLKIN is high and meet setup and hold times to the rising edge of the CLKIN. (See Figure 28b.)

intel®

AC Characteristics — 80960CF-25

(80960CF-25 only, under the conditions described in **Section 4.2, Operating Conditions** and **Section 4.5.1, AC Test Conditions**.)

Symbol	Parameter		Min	Max	Units	Notes
	INPUT CLOCK[10]					
T_F	CLKIN Frequency		0	50	MHz	(1)
T_C	CLKIN Period	In 1-x Mode (f_{CLK1x})	40	125	ns	(1,12)
		In 2-x Mode (f_{CLK2x})	20	∞	ns	(1)
T_{CS}	CLKIN Period Stability	In 1-x Mode (f_{CLK1x})		±0.1%	Δ	(1,13)
T_{CH}	CLKIN High Time	In 1-x Mode (f_{CLK1x})	8	62.5	ns	(1,12)
		In 2-x Mode (f_{CLK2x})	8	∞	ns	(1)
T_{CL}	CLKIN Low Time	In 1-x Mode (f_{CLK1x})	8	62.5	ns	(1,12)
		In 2-x Mode (f_{CLK2x})	8	∞	ns	(1)
T_{CR}	CLKIN Rise Time		0	6	ns	(1)
T_{CF}	CLKIN Fall Time		0	6	ns	(1)
	OUTPUT CLOCKS[9]					
T_{CP}	CLKIN to PCLK2:1 Delay	In 1-x Mode (f_{CLK1x})	−2	2	ns	(1,3,13,14)
		In 2-x Mode (f_{CLK2x})	2	25	ns	(1,3)
T	PCLK2:1 Period	In 1-x Mode (f_{CLK1x})	T_C		ns	(1,13)
		In 2-x Mode (f_{CLK2x})	$2T_C$		ns	(1,3)
T_{PH}	PCLK2:1 High Time		(T/2) − 3	T/2	ns	(1,13)
T_{PL}	PCLK2:1 Low Time		(T/2) − 3	T/2	ns	(1,13)
T_{PR}	PCLK2:1 Rise Time		1	4	ns	(1,3)
T_{PF}	PCLK2:1 Fall Time		1	4	ns	(1,3)
	SYNCHRONOUS OUTPUTS[10]					
T_{OV} T_{OH}	Output Valid Delay, Output Hold					(6, 11)
T_{OV1}, T_{OH1}		A31:2	3	16	ns	
T_{OV2}, T_{OH2}		BE3:0	3	18	ns	
T_{OV3}, T_{OH3}		ADS	6	20	ns	
T_{OV4}, T_{OH4}		W/R	3	20	ns	
T_{OV5}, T_{OH5}		D/C,SUP,DMA	4	18	ns	
T_{OV6}, T_{OH6}		BLAST, WAIT	5	18	ns	
T_{OV7}, T_{OH7}		DEN	3	18	ns	
T_{OV8}, T_{OH8}		HOLDA, BREQ	4	18	ns	
T_{OV9}, T_{OH9}		LOCK	4	18	ns	
T_{OV10}, T_{OH10}		DACK3:0	4	20	ns	
T_{OV11}, T_{OH11}		D31:0	3	18	ns	
T_{OV12}, T_{OH12}		DT/R	T/2 + 3	T/2 + 16	ns	
T_{OV13}, T_{OH13}		FAIL	2	16	ns	
T_{OV14}, T_{OH14}		EOP3:0/TC3:0	3	20	ns	(6, 11)
T_{OF}	Output Float for all outputs		3	22	ns	(6)
	SYNCHRONOUS INPUTS[10]					
T_{IS}	Input Setup					
T_{IS1}		D31:0	5		ns	(1,11)
T_{IS2}		BOFF	19		ns	(1,11)
T_{IS3}		BTERM/READY	9		ns	(1,11)
T_{IS4}		HOLD	9		ns	(1,11)
T_{IH}	Input Hold					
T_{IH1}		D31:0	5		ns	(1,11)
T_{IH2}		BOFF	7		ns	(1,11)
T_{IH3}		BTERM/READY	2		ns	(1,11)
T_{IH4}		HOLD	5		ns	(1,11)

ADVANCE INFORMATION

AC Characteristics — 80960CF-25

(80960CF-25 only, under the conditions described in **Section 4.2, Operating Conditions** and **Section 4.5.1, AC Test Conditions.**) (Continued)

Symbol	Parameter	Min	Max	Units	Notes
RELATIVE OUTPUT TIMINGS(9,7)					
T$_{AVSH1}$	A31:2 Valid to $\overline{ADS}$ Rising	T − 4	T + 4	ns	
T$_{AVSH2}$	$\overline{BE3:0}$, W/$\overline{R}$, $\overline{SUP}$, D/$\overline{C}$, $\overline{DMA}$, $\overline{DACK3:0}$ Valid to $\overline{ADS}$ Rising	T − 6	T + 6	ns	
T$_{AVEL1}$	A31:2 Valid to $\overline{DEN}$ Falling	T − 4	T + 4	ns	
T$_{AVEL2}$	$\overline{BE3:0}$, W/$\overline{R}$, $\overline{SUP}$, $\overline{INST}$, $\overline{DMA}$, $\overline{DACK3:0}$ Valid to $\overline{DEN}$ Falling	T − 6	T + 6	ns	
T$_{NLQV}$	$\overline{WAIT}$ Falling to Output Data Valid	±6		ns	
T$_{DVNH}$	Output Data Valid to $\overline{WAIT}$ Rising	N*T − 6	N*T + 6	ns	(4)
T$_{NLNH}$	$\overline{WAIT}$ Falling to $\overline{WAIT}$ Rising	N*T ± 4		ns	(4)
T$_{NHQX}$	Output Data Hold after $\overline{WAIT}$ Rising	(N + 1) * T − 6	(N + 1) * T + 6	ns	(5)
T$_{EHTV}$	DT/$\overline{R}$ Hold after $\overline{DEN}$ High	T/2 − 6	∞	ns	(6)
T$_{TVEL}$	DT/$\overline{R}$ Valid to $\overline{DEN}$ Falling	T/2 − 4	T/2 + 4	ns	(7)
RELATIVE INPUT TIMINGS(7)					
T$_{IS5}$	$\overline{RESET}$ Input Setup (2x Clock Mode	8		ns	(14)
T$_{IH5}$	$\overline{RESET}$ Input Hold (2x Clock Mode)	7		ns	(14)
T$_{IS6}$	$\overline{DREQ3:0}$ Input Setup	14		ns	(8)
T$_{IH6}$	$\overline{DREQ3:0}$ Input Hold	9		ns	(8)
T$_{IS7}$	$\overline{XINT7:0}$, $\overline{NMI}$ Input Setup	9		ns	(8)
T$_{IH7}$	$\overline{XINT7:0}$, $\overline{NMI}$ Input Hold	5		ns	(8)
T$_{IS8}$	$\overline{RESET}$ Input Setup (1x Clock Mode)	3		ns	(15)
T$_{IH8}$	$\overline{RESET}$ Input Hold (1x Clock Mode)	T/4 + 1		ns	(15)

NOTES:
(1) See **Section 4.5.2, AC Timing Waveforms** for waveforms and definitions.
(2) See Figure 22 for capacitive derating information for output delays and hold times.
(3) See Figure 23 for capacitive derating information for rise and fall times.
(4) Where N is the number of N$_{RAD}$, N$_{RDD}$, N$_{WAD}$, or N$_{WDD}$ wait states that are programmed in the Bus Controller Region Table. When there are no wait states in an access, $\overline{WAIT}$ never goes active.
(5) N = Number of wait states inserted with $\overline{READY}$.
(6) Output Data and/or DT/$\overline{R}$ may be driven indefinitely following a cycle if there is no subsequent bus activity.
(7) See Notes 1, 2 and 3.
(8) Since asynchronous inputs are synchronized internally by the 80960CF they have no required setup or hold times in order to be recognized and for proper operation. However, to guarantee recognition of the input at a particular edge of PCLK2:1 the setup times shown must be met. Asynchronous inputs must be active for at least two consecutive PCLK2:1 rising edges to be seen by the processor.
(9) These specifications are guaranteed by the processor.
(10) These specifications must be met by the system for proper operation of the processor.
(11) This timing is dependent upon the loading of PCLK2:1. Use the derating curves of **Section 4.5.3** to adjust the timing for PCLK2:1 loading.
(12) In the 1-x input clock mode, the maximum input clock period is limited to 125 ns while the processor is operating. When the processor is in reset, the input clock may stop even in 1-x mode.
(13) When in the 1-x input clock mode, these specifications assume a stable input clock with a period variation of less than ±0.1% between adjacent cycles.
(14) In 2x clock mode, $\overline{RESET}$ is an asynchronous input which has no required setup and hold time for proper operation. However, to guarantee the device exits reset synchronized to a particular clock edge, the $\overline{RESET}$ pin must meet setup and hold times to the falling edge of the CLKIN. (See Figure 28a.)
(15) In 1x clock mode, $\overline{RESET}$ is an asynchronous input which has no required setup and hold time for proper operation. However, to guarantee the device exits reset synchronized to a particular clock edge, the $\overline{RESET}$ pin must be deasserted while CLKIN is high and meet setup and hold times to the rising edge of the CLKIN. (See Figure 28b.)

ADVANCE INFORMATION

intel®

AC Characteristics — 80960CF-16

(80960CF-16 only, under the conditions described in **Section 4.2, Operating Conditions** and **Section 4.5.1, AC Test Conditions**.) (Continued)

Symbol	Parameter		Min	Max	Units	Notes
		INPUT CLOCK[10]				
T_F	CLKIN Frequency		0	32	MHz	(1)
T_C	CLKIN Period	In 1-x Mode (f_{CLK1x})	62.5	125	ns	(1,12)
		In 2-x Mode (f_{CLK2x})	31.25	∞	ns	(1)
T_{CS}	CLKIN Period Stability	In 1-x Mode (f_{CLK1x})		±0.1%	Δ	(1,13)
T_{CH}	CLKIN High Time	In 1-x Mode (f_{CLK1x})	10	62.5	ns	(1,12)
		In 2-x Mode (f_{CLK2x})	10	∞	ns	(1)
T_{CL}	CLKIN Low Time	In 1-x Mode (f_{CLK1x})	10	62.5	ns	(1,12)
		In 2-x Mode (f_{CLK2x})	10	∞	ns	(1)
T_{CR}	CLKIN Rise Time		0	6	ns	(1)
T_{CF}	CLKIN Fall Time		0	6	ns	(1)
		OUTPUT CLOCKS[9]				
T_{CP}	CLKIN to PCLK2:1 Delay	In 1-x Mode (f_{CLK1x})	−2	2	ns	(1,3,13,14)
		In 2-x Mode (f_{CLK2x})	2	25	ns	(1,3)
T	PCLK2:1 Period	In 1-x Mode (f_{CLK1x})	T_C		ns	(1,13)
		In 2-x Mode (f_{CLK2x})	$2T_C$		ns	(1,3)
T_{PH}	PCLK2:1 High Time		$(T/2) − 4$	$T/2$	ns	(1,13)
T_{PL}	PCLK2:1 Low Time		$(T/2) − 4$	$T/2$	ns	(1,13)
T_{PR}	PCLK2:1 Rise Time		1	4	ns	(1,3)
T_{PF}	PCLK2:1 Fall Time		1	4	ns	(1,3)
		SYNCHRONOUS OUTPUTS[10]				
T_{OV}	Output Valid Delay, Output Hold					(6, 11)
T_{OH}	T_{OV1}, T_{OH1}	A31:2	3	18	ns	
	T_{OV2}, T_{OH2}	$\overline{BE3:0}$	3	20	ns	
	T_{OV3}, T_{OH3}	$\overline{ADS}$	6	22	ns	
	T_{OV4}, T_{OH4}	W/$\overline{R}$	3	22	ns	
	T_{OV5}, T_{OH5}	D/$\overline{C}$, $\overline{SUP}$, $\overline{DMA}$	4	20	ns	
	T_{OV6}, T_{OH6}	$\overline{BLAST}$, $\overline{WAIT}$	5	20	ns	
	T_{OV7}, T_{OH7}	$\overline{DEN}$	3	20	ns	
	T_{OV8}, T_{OH8}	HOLDA, BREQ	4	20	ns	
	T_{OV9}, T_{OH9}	$\overline{LOCK}$	4	20	ns	
	T_{OV10}, T_{OH10}	$\overline{DACK3:0}$	4	22	ns	
	T_{OV11}, T_{OH11}	D31:0	3	20	ns	
	T_{OV12}, T_{OH12}	DT/$\overline{R}$	$T/2 + 3$	$T/2 + 18$	ns	
	T_{OV13}, T_{OH13}	$\overline{FAIL}$	2	18	ns	
	T_{OV14}, T_{OH14}	$\overline{EOP3:0}$/$\overline{TC3:0}$	3	22	ns	(6, 11)
T_{OF}	Output Float for all outputs		3	22	ns	(6)
		SYNCHRONOUS INPUTS[10]				
T_{IS}	Input Setup					
	T_{IS1}	D31:0	5		ns	(1,11)
	T_{IS2}	$\overline{BOFF}$	21		ns	(1,11)
	T_{IS3}	$\overline{BTERM}$/$\overline{READY}$	9		ns	(1,11)
	T_{IS4}	HOLD	9		ns	(1,11)
T_{IH}	Input Hold					
	T_{IH1}	D31:0	5		ns	(1,11)
	T_{IH2}	$\overline{BOFF}$	7		ns	(1,11)
	T_{IH3}	$\overline{BTERM}$/$\overline{READY}$	2		ns	(1,11)
	T_{IH4}	HOLD	5		ns	(1,11)

ADVANCE INFORMATION

AC Characteristics — 80960CF-16

(80960CF-16 only, under the conditions described in **Section 4.2, Operating Conditions** and **Section 4.5.1, AC Test Conditions**.) (Continued)

Symbol	Parameter	Min	Max	Units	Notes
\multicolumn RELATIVE OUTPUT TIMINGS(9,7)					
T_{AVSH1}	A31:2 Valid to $\overline{ADS}$ Rising	T − 4	T + 4	ns	
T_{AVSH2}	$\overline{BE3:0}$, W/$\overline{R}$, $\overline{SUP}$, D/$\overline{C}$, $\overline{DMA}$, $\overline{DACK3:0}$ Valid to $\overline{ADS}$ Rising	T − 6	T + 6	ns	
T_{AVEL1}	A31:2 Valid to $\overline{DEN}$ Falling	T − 6	T + 6	ns	
T_{AVEL2}	$\overline{BE3:0}$, W/$\overline{R}$, $\overline{SUP}$, $\overline{INST}$, $\overline{DMA}$, $\overline{DACK3:0}$ Valid to $\overline{DEN}$ Falling	T − 6	T + 6	ns	
T_{NLQV}	$\overline{WAIT}$ Falling to Output Data Valid	±6		ns	
T_{DVNH}	Output Data Valid to $\overline{WAIT}$ Rising	N*T − 6	N*T + 6	ns	(4)
T_{NLNH}	$\overline{WAIT}$ Falling to $\overline{WAIT}$ Rising	N*T ± 4		ns	(4)
T_{NHQX}	Output Data Hold after $\overline{WAIT}$ Rising	(N + 1) * T − 6	(N + 1) * T + 6	ns	(5)
T_{EHTV}	DT/$\overline{R}$ Hold after $\overline{DEN}$ High	T/2 − 6	∞	ns	(6)
T_{TVEL}	DT/$\overline{R}$ Valid to $\overline{DEN}$ Falling	T/2 − 4	T/2 + 4	ns	(7)
\multicolumn RELATIVE INPUT TIMINGS(7)					
T_{IS5}	$\overline{RESET}$ Input Setup (2x Clock Mode)	10		ns	(14)
T_{IH5}	$\overline{RESET}$ Input Hold (2x Clock Mode)	9		ns	(14)
T_{IS6}	$\overline{DREQ3:0}$ Input Setup	16		ns	(8)
T_{IH6}	$\overline{DREQ3:0}$ Input Hold	11		ns	(8)
T_{IS7}	$\overline{XINT7:0}$, $\overline{NMI}$ Input Setup	9		ns	(8)
T_{IH7}	$\overline{XINT7:0}$, $\overline{NMI}$ Input Hold	5		ns	(8)
T_{IS8}	$\overline{RESET}$ Input Setup (1x Clock Mode)	3		ns	(15)
T_{IH8}	$\overline{RESET}$ Input Hold (1x Clock Mode)	T/4 + 1		ns	(15)

NOTES:
(1) See **Section 4.5.2, AC Timing Waveforms** for waveforms and definitions.
(2) See Figure 22 for capacitive derating information for output delays and hold times.
(3) See Figure 23 for capacitive derating information for rise and fall times.
(4) Where N is the number of N_{RAD}, N_{RDD}, N_{WAD}, or N_{WDD} wait states that are programmed in the Bus Controller Region Table. When there are no wait states in an access, $\overline{WAIT}$ never goes active.
(5) N = Number of wait state inserted with $\overline{READY}$.
(6) Output Data and/or DT/$\overline{R}$ may be driven indefinitely following a cycle if there is no subsequent bus activity.
(7) See Notes 1, 2 and 3.
(8) Since asynchronous inputs are synchronized internally by the 80960CF they have no required setup or hold times in order to be recognized and for proper operation. However, to guarantee recognition of the input at a particular edge of PCLK2:1 the setup times shown must be met. Asynchronous inputs must be active for at least two consecutive PCLK2:1 rising edges to be seen by the processor.
(9) These specifications are guaranteed by the processor.
(10) These specifications must be met by the system for proper operation of the processor.
(11) This timing is dependent upon the loading of PCLK2:1. Use the derating curves of Figure 22 to adjust the timing for PCLK2:1 loading.
(12) In the 1-x input clock mode, the maximum input clock period is limited to 125 ns while the processor is operating. When the processor is in reset, the input clock may stop even in 1-x mode.
(13) When in the 1-x input clock mode, these specifications assume a stable input clock with a period variation of less than ±0.1% between adjacent cycles.
(14) In 2x clock mode, $\overline{RESET}$ is an asynchronous input which has no required setup and hold time for proper operation. However, to guarantee the device exits reset synchronized to a particular clock edge, the $\overline{RESET}$ pin must meet setup and hold times to the falling edge of the CLKIN. (See Figure 28a.)
(15) In 1x clock mode, $\overline{RESET}$ is an asynchronous input which has no required setup and hold time for proper operation. However, to guarantee the device exits reset synchronized to a particular clock edge, the $\overline{RESET}$ pin must be deasserted while CLKIN is high and meet setup and hold times to the rising edge of the CLKIN. (See Figure 28b.)

4.5.1. AC TEST CONDITIONS

Figure 9. AC Test Load

The AC Specifications in Section 4.5 are tested with the 50 pf load shown in Figure 9. See Figure 16 to see how timings vary with load capacitance.

Specifications are measured at the 1.5V crossing point, unless otherwise indicated. Input waveforms are assumed to have a rise-and-fall time of $\leq$ 2 ns from 0.8V to 2.0V. See **Section 4.5.2, AC Timing Waveforms** for AC spec definitions, test points and illustrations.

4.5.2. AC TIMING WAVEFORMS

Figure 10a. Input and Output Clocks Waveform

Figure 10b. CLKIN Waveform

ADVANCE INFORMATION

Figure 11. Output Delay and Float Waveform

Figure 12a. Input Setup and Hold Waveform

(T_{OV}) (T_{OH}) — OUTPUT DELAY — The maximum output delay is referred to as the Output Valid Delay (T_{OV}). The minimum output delay is referred to as the Output Hold (T_{OH}).

(T_{OF}) — OUTPUT FLOAT DELAY — The output float condition occurs when the maximum output current becomes less than I_{LO} in magnitude.

(T_{IS}) (T_{IH}) — INPUT SETUP AND HOLD — The input setup and hold requirements specify the sampling window during which synchronous inputs must be stable for correct processor operation.

271328-13

Figure 12b. $\overline{\text{NMI}}$, $\overline{\text{XINT7:0}}$ Input Setup and Hold Waveform

Figure 13. Hold Acknowledge Timings

Figure 14. Bus Back-Off (BOFF) Timings

ADVANCE INFORMATION

271328–17

Figure 15. Relative Timings Waveforms

4.5.3 DERATING CURVES

271328–18

NOTE:
PCLK Load = 50 pF

Figure 16. Output Delay or Hold vs Load Capacitance

(a) All outputs except: $\overline{\text{LOCK}}$, $\overline{\text{DMA}}$, $\overline{\text{SUP}}$, HOLDA, BREQ, $\overline{\text{DACK3:0}}$, $\overline{\text{EOP3:0}}$/$\overline{\text{TC3:0}}$, $\overline{\text{FAIL}}$

(b) $\overline{\text{LOCK}}$, $\overline{\text{DMA}}$, $\overline{\text{SUP}}$, HOLDA, BREQ, $\overline{\text{DACK3:0}}$, $\overline{\text{EOP3:0}}$/$\overline{\text{TC3:0}}$, $\overline{\text{FAIL}}$

271328–19

Figure 17. Rise and Fall Time Derating at Highest Operating Temperature and Minimum V_{CC}

271328–20

I_{CC}—I_{CC} under test conditions

Figure 18. I_{CC} vs Frequency and Temperature

ADVANCE INFORMATION

5.0 RESET, BACKOFF AND HOLD ACKNOWLEDGE

The following table lists the condition of each processor output pin while RESET is asserted (low).

Table 10. Reset Conditions

Pins	State During Reset (HOLDA inactive)[1]
A31:A2	Floating
D31:D0	Floating
BE3:0	Driven high (Inactive)
W/R̄	Driven low (Read)
ADS	Driven high (Inactive)
WAIT	Driven high (Inactive)
BLAST	Driven low (Active)
DT/R̄	Driven low (Receive)
DEN	Driven high (Inactive)
LOCK	Driven high (Inactive)
BREQ	Driven low (Inactive)
D/C̄	Floating
DMA	Floating
SUP	Floating
FAIL	Driven low (Active)
DACK3	Driven high (Inactive)
DACK2	Driven high (Inactive)
DACK1	Driven high (Inactive)
DACK0	Driven high (Inactive)
EOP/TC3	Floating (set to input mode)
EOP/TC2	Floating (set to input mode)
EOP/TC1	Floating (set to input mode)
EOP/TC0	Floating (set to input mode)

NOTE:
(1) With regard to bus output pin state only, the Hold Acknowledge state takes precedence over the reset state. Although asserting the RESET pin will internally reset the processor, the processor's bus output pins will not enter the reset state if it has granted Hold Acknowledge to a previous HOLD request (HOLDA is active). Furthermore, the processor will grant new HOLD requests and enter the Hold Acknowledge state even while in reset.

For example, if HOLDA is not active and the processor is in the reset state, then HOLD is asserted, the processor's bus pins will enter the Hold Acknowledge state and HOLDA will be granted. The processor will not be able to perform memory accesses until the HOLD request is removed, even if the RESET pin is brought high. This operation is provided to simplify boot-up synchronization among multiple processors sharing the same bus.

The following table lists the condition of each processor output pin while HOLDA is asserted (low).

Table 11. Hold Acknowledge and Backoff Conditions

Pins	State During HOLDA
A31:A2	Floating
D31:D0	Floating
BE3:0	Floating
W/R̄	Floating
ADS	Floating
WAIT	Floating
BLAST	Floating
DT/R̄	Floating
DEN	Floating
LOCK	Floating
BREQ	Driven (high or low)
D/C̄	Floating
DMA	Floating
SUP	Floating
FAIL	Driven high (Inactive)
DACK3	Driven high (Inactive)
DACK2	Driven high (Inactive)
DACK1	Driven high (Inactive)
DACK0	Driven high (Inactive)
EOP/TC3	Driven if output
EOP/TC2	Driven if output
EOP/TC1	Driven if output
EOP/TC0	Driven if output

6.0 BUS WAVEFORMS

271328–21

Figure 19. Cold Reset Waveform

ADVANCE INFORMATION

intel®

Figure 20. Warm Reset Waveform

Figure 21. Entering the ONCE State

ADVANCE INFORMATION

NOTE:
Case 1 and Case 2 show two possible polarities of PCLK2:1.

Figure 22a. Clock Synchronization in the 2x Clock Mode

NOTE:
In 1x clock mode, the RESET pin is actually sampled on the falling edge of 2XCLK. 2XCLK is an internal signal generated by the PLL and is not available on an external pin. Therefore, RESET is specified relative to the rising edge of CLKIN. The RESET pin is sampled when PCLK is high.

Figure 22b. Clock Synchronization in the 1x Clock Mode

intel®

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	X	X	0	0	X	0	Off	Disabled	Disabled
Ø...Ø	x	Ø	xx	xx	ØØØØØ	ØØ	xx	ØØØØØ	Ø	Ø	Ø

271328-26

Figure 23. Non-Burst, Non-Pipelined Requests without Wait States

ADVANCE INFORMATION

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	X	X	X	1	X	3	Off	Disabled	Disabled
Ø...Ø	x	Ø	xx	xx	xxxxx	Ø1	xx	ØØØ11	Ø	Ø	Ø

A   3   2   1   D   1   A

PCLK

ADS

A31:2, BE3:0   Valid

W/R

BLAST

DT/R

DEN

SUP, DMA, D/C, LOCK   Valid

WAIT

D31:0   IN

271328-27

Figure 24. Non-Burst, Non-Pipelined Read Request with Wait States

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	X	X	3	1	X	X	Off	Disabled	Disabled
Ø..Ø	x	Ø	xx	xx	ØØØ11	Ø1	xx	xxxxx	Ø	Ø	Ø

Figure 25. Non-Burst, Non-Pipelined Write Request with Wait States

271328-28

ADVANCE INFORMATION

intel®

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	32-bit	X	X	0	0	0	Off	Disabled	Enabled
Ø...Ø	x	Ø	1Ø	xx	xxxxx	ØØ	ØØ	ØØØØØ	Ø	Ø	1

271328-29

Figure 26. Burst, Non-Pipelined Read Request without Wait States, 32-Bit Bus

intel®

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	32-bit	X	X	1	1	2	Off	Disabled	Enabled
Ø..Ø	x	Ø	1Ø	xx	xxxxx	Ø1	Ø1	ØØ∪1Ø	Ø	Ø	1

271328-30

Figure 27. Burst, Non-Pipelined Read Request with Wait States, 32-Bit Bus

ADVANCE INFORMATION

intel®

Region Table Entry

Reserved bits 31-23	Byte Order bit 22	Reserved bit 21	Bus Width bits 20-19	Nwdd bits 18-17	Nwad bits 16-12	Nxda bits 11-10	Nrdd bits 9-8	Nrad bits 7-3	Pipe-lining bit 2	External Ready Control bit 1	Burst bit 0
0	X	0	32-bit	0	0	0	X	X	Off	Disabled	Enabled
Ø...Ø	x	Ø	1Ø	ØØ	ØØØØØ	ØØ	xx	xxxxx	Ø	Ø	1

A   D   D   D   D   A

PCLK

ADS

A31:4, SUP,
DMA, D/C,
LOCK, BE3:0   Valid

W/R

BLAST

DT/R

DEN

A3:2   0 0   0 1   1 0   1 1

WAIT

D31:0   OUT0   OUT1   OUT2   OUT3

271328–31

Figure 28. Burst, Non-Pipelined Write Request without Wait States, 32-Bit Bus

ADVANCE INFORMATION   45

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7 3	bit 2	bit 1	bit 0
0	X	0	32-bit	1	2	1	X	X	Off	Disabled	Enabled
0...0	x	0	10	01	00010	01	xx	xxxxx	0	0	1

Figure 29. Burst, Non-Pipelined Write Request with Wait States, 32-Bit Bus

271328–32

46

ADVANCE INFORMATION

intel.

Figure 30. Burst, Non-Pipelined Read Request with Wait States, 16-Bit Bus

271328–33

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	8-bit	X	X	1	1	2	Off	Disabled	Enabled
Ø Ø	x	Ø	ØØ	xx	xxxxx	Ø1	Ø1	ØØØ1Ø	Ø	Ø	1

Figure 31. Burst, Non-Pipelined Read Request with Wait States, 8-Bit Bus

271328-34

ADVANCE INFORMATION

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	X	X	X	X	X	0	On	X	Disabled
Ø..Ø	x	Ø	xx	xx	xxxxx	xx	xx	00000	1	x	0

271328-35

Figure 32. Non-Burst, Pipelined Read Request without Wait States, 32-Bit Bus

49

intel®

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	X	X	X	X	X	1	On	X	Disabled
Ø...Ø	x	Ø	xx	xx	xxxxx	xx	xx	ØØØØ1	1	x	Ø

Figure 33. Non-Burst, Pipelined Read Request with Wait States, 32-Bit Bus

271328-36

ADVANCE INFORMATION

intel.

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	32-Bit	X	X	X	0	0	On	X	Enabled
Ø…Ø	x	Ø	1Ø	xx	xxxxx	xx	ØØ	ØØØØØ	1	x	1

271328-37

Figure 34. Burst, Pipelined Read Request without Wait States, 32-Bit Bus

ADVANCE INFORMATION

51

Region Table Entry

Reserved bits 31-23	Byte Order bit 22	Reserved bit 21	Bus Width bits 20-19	Nwdd bits 18-17	Nwad bits 16-12	Nxda bits 11-10	Nrdd bits 9-8	Nrad bits 7-3	Pipe-lining bit 2	External Ready Control bit 1	Burst bit 0
0	X	0	32-Bit	X	X	X	1	2	On	X	Enabled
Ø...Ø	x	Ø	1Ø	xx	xxxxx	xx	Ø1	ØØØ1Ø	1	x	1

Figure 35. Burst, Pipelined Read Requests with Wait States, 32-Bit Bus

ADVANCE INFORMATION

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	16-Bit	X	X	X	1	2	On	X	Enabled
Ø...Ø	x	Ø	Ø1	xx	xxxxx	xx	Ø1	ØØØ1Ø	1	x	1

271328-39

Figure 36. Burst, Pipelined Read Requests with Wait States, 16-Bit Bus

intel®

Region Table Entry

Reserved	Byte Order	Reserved	Bus Width	Nwdd	Nwad	Nxda	Nrdd	Nrad	Pipe-lining	External Ready Control	Burst
bits 31-23	bit 22	bit 21	bits 20-19	bits 18-17	bits 16-12	bits 11-10	bits 9-8	bits 7-3	bit 2	bit 1	bit 0
0	X	0	8-Bit	X	X	X	1	2	On	X	Enabled
Ø...Ø	x	Ø	ØØ	xx	xxxxx	xx	Ø1	ØØØ1Ø	1	x	1

Figure 37. Burst, Pipelined Read Requests with Wait States, 8-Bit Bus

271328-40

ADVANCE INFORMATION

intel ®

Figure 38. Using External READY

Figure 39. Terminating a Burst with $\overline{\text{BTERM}}$

NOTE:
$\overline{\text{READY}}$ adds memory access time to data transfers, whether or not the bus access is a burst access. $\overline{\text{BTERM}}$ interrupts a bus access, whether or not the bus access has more data transfers pending. Either the $\overline{\text{READY}}$ signal or the $\overline{\text{BTERM}}$ signal will terminate a bus access if the signal is asserted during the last (or only) data transfer of the bus access.

271328–42

ADVANCE INFORMATION

intel

Figure 40. $\overline{\text{BOFF}}$ Functional Timing

Figure 41. $\overline{\text{HOLD}}$ Functional Timing

271328–45

NOTES:
1. Case 1: DREQ must deassert before DACK deasserts. Applications are Fly-by and some packing and unpacking modes, in which loads are followed by loads, or stores are followed by stores.
2. Case 2: DREQ must be deasserted by the second clock (rising edge) after DACK is driven high. Applications are non fly-by transfers and adjacent load-stores or store-loads.
3. DACKx is asserted for the duration of a DMA bus request. The request may consist of multiple bus accesses (defined by ADS and BLAST. Refer to User's Manual for "access", "request" definition.

Figure 42. DREQ and DACK Functional Timing

271328–46

NOTE:
EOP has the same AC Timing Requirements as DREQ to prevent unwanted DMA requests.
EOP is NOT edge triggered. EOP must be held for a minimum of 2 clock cycles then EOP must be deasserted within 15 clock cycles.

Figure 43. EOP Functional Timing

ADVANCE INFORMATION

271328–47

NOTE:
Terminal Count becomes active during the last bus request of a buffer transfer. If the last LOAD/STORE bus request is executed as multiple bus accesses, the TC will be active for the entire bus request. Refer to the User's Manual for further information.

**Figure 44. Terminal Count Functional Timing**

271328–48

Figure 45. $\overline{\text{FAIL}}$ Functional Timing

Figure 46. A Summary of Aligned and Unaligned Transfers for Little Endian Regions

ADVANCE INFORMATION

271328-50

Figure 47. A Summary of Aligned and Unaligned Transfers for Little Endian Regions (Continued)

intel®

271328–51

Figure 48. Idle Bus Operation

ADVANCE INFORMATION