

## AD9685/AD9687

### FEATURES

2.7ns Propagation Delay  
 0.5ns Latch Setup Time  
 90dB CMRR  
 +5V, -5.2V Supply Voltages

### APPLICATIONS

High-Speed Triggers  
 High-Speed Line Receivers  
 Peak Detectors  
 Threshold Detectors


### GENERAL DESCRIPTION

The AD9685 and the AD9687 are high-speed voltage comparators. The AD9685 and the AD9687 are manufactured in a high performance bipolar process which allows improved speed and dc accuracy. The AD9685 is a single comparator with a 2.7ns propagation delay, and the AD9687 is a dual comparator of equal performance.

Both devices employ a high precision differential input stage with a common-mode range of  $\pm 2.5V$ . The AD9685 and the AD9687 provide complementary digital outputs which are fully ECL compatible. The output stage is capable of driving 50 $\Omega$  terminated transmission lines given the 30mA output drive capacity. In addition to this, a latch enable input is provided, allowing operation in either a sample-hold mode or a track-hold mode.


The AD9685 and the AD9687 are both available as an industrial grade device, -25°C to +85°C, and as an extended temperature range device, -55°C to +125°C. The AD9685 is available in a 10-pin TO-100 metal can, or a 16-pin ceramic package. The AD9687 is available in a 16-pin ceramic package.

### AD9685/AD9687 FUNCTIONAL BLOCK DIAGRAMS



THE OUTPUTS ARE OPEN EMITTERS, REQUIRING EXTERNAL PULL-DOWN RESISTORS. THESE RESISTORS MAY BE IN THE RANGE OF 50 $\Omega$ -200 $\Omega$  CONNECTED TO -2.0V; OR 20k $\Omega$ -200k $\Omega$  CONNECTED TO -5.2V.

AD9685



THE OUTPUTS ARE OPEN EMITTERS, REQUIRING EXTERNAL PULL-DOWN RESISTORS. THESE RESISTORS MAY BE IN THE RANGE OF 50 $\Omega$ -200 $\Omega$  CONNECTED TO -2.0V; OR 20k $\Omega$ -200k $\Omega$  CONNECTED TO -5.2V.

AD9687

### ORDERING INFORMATION

Device	Type	Temperature Range	Description	Package Options*
AD9685BD	Single	-25°C to +85°C	16-Pin DIP, Industrial	D-16
AD9685BH	Single	-25°C to +85°C	10-Pin Can, Industrial	H-10A
AD9685TD	Single	-55°C to +125°C	16-Pin DIP, Extended Temperature	D-16
AD9685TH	Single	-55°C to +125°C	10-Pin Can, Extended Temperature	H-10A
AD9687BD	Dual	-25°C to +85°C	16-Pin DIP, Industrial	D-16
AD9687TD	Dual	-55°C to +125°C	16-Pin DIP, Extended Temperature	D-16

\*See Section 16 for package outline information.

# SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Positive Supply Voltage (+V <sub>S</sub> )	+6V	Operating Temperature Range <sup>2</sup>	
Negative Supply Voltage (-V <sub>S</sub> )	-6V	AD9685/87/BD/BH	-25°C to +85°C
Input Voltage	±5V	AD9685/87/TD/TH	-55°C to +125°C
Differential Input Voltage	5.5V	Storage Temperature Range	-55°C to +150°C
Latch Enable Voltage	-V <sub>S</sub> to 0V	Junction Temperature	+175°C
Output Current	30mA	Lead Soldering Temperature (10sec)	+300°C
Power Dissipation AD9685	500mW		
AD9687	600mW		

## ELECTRICAL CHARACTERISTICS (Positive Supply Voltage = +5.0V; Negative Supply Voltage = -5.2V, unless otherwise stated)

Parameter	Temp	Industrial Temp. Range -25°C to +85°C						Military Temp. Range -55°C to +125°C						Units
		AD9685BD/BH			AD9687BD			AD9685TD/TH			AD9687TD			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>INPUT CHARACTERISTICS</b>														
Input Offset Voltage <sup>3</sup>	+25°C	1	5		1	5		1	5		1	5	mV	
	Full		7			7			7			7	mV	
Input Offset Drift					20			20			20		μV/°C	
Input Bias Current	+25°C	3	15		3	15		3	15		3	15	μA	
	Full		20			20			20			20	μA	
Input Offset Current	+25°C	0.5	3		0.5	3		0.5	3		0.5	3	μA	
	Full		5			5			5			5	μA	
Input Resistance	+25°C	200			200			200			200		kΩ	
Input Capacitance	+25°C	3			3			3			3		pF	
Input Voltage Range	Full	-2.5		+2.5	-2.5		+2.5	-2.5		+2.5	-2.5		+2.5	
Common-Mode Rejection Ratio	Full	75	90		75	90		80	90		80	90	dB	
<b>ENABLE INPUT</b>														
Logic "1" Voltage	Full	-1.1			-1.1			-1.1			-1.1		V	
Logic "0" Voltage	Full		-1.5			-1.5			-1.5			-1.5	V	
Logic "1" Current	Full		60			60			60			60	μA	
Logic "0" Current	Full		5			5			5			5	μA	
<b>DIGITAL OUTPUTS<sup>4</sup></b>														
Logic "1" Voltage	Full	-1.1			-1.1			-1.1			-1.1		V	
Logic "0" Voltage	Full		-1.5			-1.5			-1.5			-1.5	V	
<b>SWITCHING PERFORMANCE<sup>4</sup></b>														
Propagation Delays <sup>5</sup>														
Input to Output HIGH	+25°C	2.7	3.0		2.7	4.0		2.7	3.0		2.7	4.0	ns	
Input to Output LOW	+25°C	2.7	3.0		2.7	4.0		2.7	3.0		2.7	4.0	ns	
Latch Enable to Output HIGH	+25°C	2.7	3.0		2.7	4.0		2.7	3.0		2.7	4.0	ns	
Latch Enable to Output LOW	+25°C	2.7	3.0		2.7	4.0		2.7	3.0		2.7	4.0	ns	
Latch Enable					2.7	4.0		2.7	3.0		2.7	4.0	ns	
Minimum Pulse Width	+25°C	2.0	3.0		2.0	3.0		2.0	3.0		2.0	3.0	ns	
Minimum Setup Time	+25°C	0.5	1.0		0.5	1.0		0.5	1.0		0.5	1.0	ns	
Minimum Hold Time	+25°C	0.5	1.0		0.5	1.0		0.5	1.0		0.5	1.0	ns	
<b>POWER SUPPLY<sup>6</sup></b>														
Positive Supply Current (+5.0V)	Full	16	23		31	42		16	23		31	42	mA	
Negative Supply Current (-5.2V)	Full	30	34		67	75		30	34		67	75	mA	
Power Supply Rejection Ratio <sup>7</sup>	Full	60			60			60			60		dB	

### NOTES

<sup>1</sup>Absolute maximum ratings are limiting values, to be applied individually, and beyond which serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Typical thermal impedances . . .  
 AD9685 Metal Can  
 AD9685 Ceramic  
 AD9687 Ceramic

$\theta_{JA} = 172^\circ\text{C/W}$ ;  $\theta_{JC} = 52^\circ\text{C/W}$   
 $\theta_{JA} = 115^\circ\text{C/W}$ ;  $\theta_{JC} = 57^\circ\text{C/W}$   
 $\theta_{JA} = 102^\circ\text{C/W}$ ;  $\theta_{JC} = 45^\circ\text{C/W}$

<sup>3</sup>R<sub>S</sub> = 100Ω.

<sup>4</sup>Outputs terminated through 50Ω to -2.0V.

<sup>5</sup>Propagation delays measured with 100mV pulse; 5mV overdrive.

<sup>6</sup>Supply voltages should remain stable within ±5% for normal operation.

<sup>7</sup>Measured at ±5% of +V<sub>S</sub> and -V<sub>S</sub>.




Specifications subject to change without notice.

## FUNCTIONAL DESCRIPTION


PIN NAME	DESCRIPTION
$+V_S$	– Positive supply terminal, nominally $+5.0V$ .
NONINVERTING INPUT	– Noninverting analog input of the differential input stage. The NONINVERTING INPUT must be driven in conjunction with the INVERTING INPUT.
INVERTING INPUT	– Inverting analog input of the differential input stage. The INVERTING INPUT must be driven in conjunction with the NONINVERTING INPUT.
LATCH ENABLE	– In the “compare” mode (logic HIGH), the output will track changes at the input of the comparator. In the “latch” mode (logic LOW), the output will reflect the input state just prior to the comparator being placed in the “latch” mode. LATCH ENABLE must be driven in conjunction with LATCH ENABLE for the AD9687.
LATCH ENABLE	– In the “compare” mode (logic LOW), the output will track changes at the input of the comparator. In the “latch” mode (logic HIGH), the output will reflect the input state just prior to the comparator being placed in the “latch” mode. LATCH ENABLE must be driven in conjunction with LATCH ENABLE for the AD9687.
$-V_S$	– Negative supply terminal, nominally $-5.2V$ .
Q	– One of two complementary outputs, Q will be at logic HIGH, if the analog voltage at the NONINVERTING INPUT is greater than the analog voltage at the INVERTING INPUT (provided the comparator is in the “compare” mode). See LATCH ENABLE and LATCH ENABLE (AD9687 only) for additional information.
$\bar{Q}$	– One of two complementary outputs. $\bar{Q}$ will be at logic LOW, if the analog voltage at the NONINVERTING INPUT is greater than the analog voltage at the INVERTING INPUT (provided the comparator is in the “compare” mode). See LATCH ENABLE and LATCH ENABLE (AD9687 only) for additional information.
GROUND 1	– One of two grounds, but primarily associated with the digital ground. Both grounds should be connected together near the comparator.
GROUND 2	– One of two grounds, but primarily associated with the analog ground. Both grounds should be connected together near the comparator.

3

### Pin Configuration





### SYSTEM TIMING DIAGRAM



- $t_S$  – Minimum Setup Time
- $t_H$  – Minimum Hold Time
- $t_{PD}$  – Input-to-Output Delay
- $t_{PD}(E)$  – LATCH ENABLE to Output Delay
- $t_{pw}(E)$  – Minimum LATCH ENABLE Pulse Width
- $V_{OS}$  – Input Offset Voltage
- $V_{OD}$  – Overdrive Voltage

## DIE LAYOUT AND MECHANICAL INFORMATION



<b>Die Dimensions</b>	<b>AD9685</b>	54 × 50 × 15 (± 2) mils
	<b>AD9687</b>	84 × 62 × 15 (± 2) mils
<b>Pad Dimensions</b>		4 × 4 mils
<b>Metalization</b>		10,000Å, Aluminum
<b>Backing</b>		None
<b>Substrate Potential</b>		- V <sub>S</sub>
<b>Passivation</b>		10,000Å, Nitride
<b>Die Attach</b>		Gold Eutectic
<b>Bond Wire</b>		1.25 mil, Aluminum, Ultrasonic Bonding or 1 mil, Gold, Gold Ball Bonding