
DALL Λ SEMICONDUCT

DS1384 Watchdog Timekeeping Controller

FEATURES

- · Keeps track of hundredths of seconds, seconds, minutes, hours, days, date of the month, months, and years with leap year compensation valid up to 2100
- · Watchdog timer restarts an out-of-control processor
- Alarm function schedules real-time related activities
- Programmable interrupts and square wave outputs
- Bytewide RAM–like access
- 50 bytes of on board user RAM
- Greater than 10 years timekeeping and data retention in the absence of power with small lithium coin cells
- Supports up to 128K x 8 of external static RAM
- · All timekeeping registers and on board RAM are individually addressable via the address and data bus

PIN ASSIGNMENT



PIN DESCRIPTION

Ī ((

INTA	_	Interrupt Output A (open drain)
INTB(INTB)	_	Interrupt Output B (open drain)
A0–A16	_	Address Inputs
DQ0–DQ7	-	Data Input/Output
CE	-	Chip Enable
OE	-	Output Enable
WE	-	Write Enable
V _{CC}	—	+5 Volt Input
GND	-	Ground
NC	-	No Connection
SQW	-	Square Wave Output
X1, X2	-	32.768 kHz Crystal Connections
PFO	_	Power Fail Output
CEO	_	Chip Enable RAM
OER	_	Output Enable RAM
V _{cco}	-	Voltage Out
V _{BAT1}	-	+3 Volt Battery Input
V _{BAT2}	-	+3 Volt Battery Input

DESCRIPTION

The DS1384 Watchdog Timekeeping Controller is a self-contained real time clock, alarm, watchdog timer, and interval timer which provides control of up to 128K x 8 of external low power CMOS static RAM in a 44-pin quad flat pack package. An external crystal and battery are the only components required to maintain time of day and RAM memory contents in the absence of power. Access to all RTC functions and the external RAM is

the same as conventional bytewide SRAM. Data is maintained in the Watchdog Timekeeper by intelligent control circuitry which detects the status of V_{CC} and write protects both memory and timekeeping functions when V_{CC} is out of tolerance. Timekeeper information includes hundredths of seconds, seconds, minutes, hours, day, date, month, and year. The date at the end of the month is automatically adjusted for months with less than 31 days, including correction for leap year. The timekeeper operates in either 12- or 24-hour format with an AM/PM indicator. The watchdog internal timer provides watchdog alarm windows and interval timing between 0.01 seconds and 99.99 seconds. The real time alarm provides for preset times of up to one week. All of the RTC functions and the internal 50 bytes of RAM reside in the lower 64 bytes of the attached RAM memory map. The externally attached static RAM is controlled by the DS1384 via the OER and CEO signals.

Automatic backup and write protection for an external SRAM is provided through the V_{CCO}, \overline{CEO} and \overline{OER} pins. The lithium energy source used to permanently power the real time clock is also used to retain RAM data in the absence of V_{CC} power through the V_{CCO} pin. The chip enable output to RAM (\overline{CEO}) and the output enable to RAM (\overline{OER}) are controlled during power transients to prevent data corruption. The DS1384 is a complete one–chip solution in that an external crystal and battery are the only components required to maintain time of day memory status in the absence of power.

SIGNAL DESCRIPTIONS

 $V_{CC},\,GND$ – DC power inputs: DC operating voltage is provided to the device on these pins. V_{CC} is the +5V input.

 V_{BAT1}, V_{BAT2} – Battery inputs for any standard 3–volt lithium cell or other energy source. Battery voltage must be held between 2.4 and 4 volts for proper operation. In the absence of power, the DS1384 will have a maximum load of 0.5 μA at 25°C. This should be added to the amount of current drawn from the external RAM in standby mode at 25°C to size the external energy source. The DS1384 samples V_{BAT1} and V_{BAT2} and always selects the battery with the higher voltage. If only one battery is used, the unused battery input must be grounded.

ters within the memory map of the external SRAM controlled as nonvolatile storage. When the qualified address bus value is within the range of 00000H – 0003FH, one of the internal registers will be selected and $\overline{\text{OER}}$ will remain inactive. When the value is outside of the range, $\overline{\text{OE}}$ will be passed through to $\overline{\text{OER}}$.

D7–D0 – Data Bus (bi–directional): When a qualified address from 00000H through 0003FH is presented to the device, data is passed to or from the on–chip 64 timekeeping/RAM registers via the data bus lines. Data will be written on the rising edge of $\overline{\text{WE}}$ when $\overline{\text{CE}}$ is active. If $\overline{\text{CE}}$ is active without $\overline{\text{WE}}$, data is read from the device and driven onto the data bus pins when $\overline{\text{OE}}$ is low.

 $V_{CCO}-Switched DC power for SRAM (output): This pin will be connected to <math display="inline">V_{CC}$ when V_{CC} voltage is above V_{SO} (the greater of V_{BAT1} or V_{BAT2}). When V_{CC} voltage falls below this level, V_{CCO} will be connected to the higher voltage battery pin.

 $\label{eq:ceo} \begin{array}{l} \hline \textbf{CEO} \mbox{ - RAM chip enable (output; active low): When} \\ power is good the \overline{CE} input will be passed through to \overline{CEO}. If V_{CC} is below V_{PF}, \overline{CEO} will remain at an inactive high level. $$ P_{CC} is P_{CC} in P_{CC} is P_{CC} is P_{CC} in P_{CC} is P_{CC} i$

 $\overline{\text{OER}}$ – RAM output enable (output; active low): When power is good and the address value is not within the range of 00000H and 0003FH, and $\overline{\text{CE}}$ is active, the $\overline{\text{OE}}$ input will be passed through to $\overline{\text{OER}}$. If these conditions are not met, $\overline{\text{OER}}$ will remain at an inactive high level.

 \overline{CE} – Chip enable (input; active low): The chip enable signal must be asserted low during a bus cycle to access the on–chip timekeeping RAM registers, or to access the external RAM via \overline{CEO} .

 $\overline{\text{OE}}$ – Output enable (input; active low): The output enable signal identifies the time period when either the RTC or the external SRAM drives the bus with read data, provided that $\overline{\text{CE}}$ is valid with $\overline{\text{WE}}$ disabled. When one of the 64 on-chip registers is selected during a read cycle, the $\overline{\text{OE}}$ is the enable signal for the DS1384 output buffers and the data bus will be driven with read data. When the external RAM is selected during a read cycle, the $\overline{\text{OE}}$ signal will be passed through to the $\overline{\text{OER}}$ pin so that read data will be driven by the external SRAM.

 \overline{WE} – Write enable (input; active low): The write enable signal identifies the time period during which data is written to either the on–chip registers or to an external

SRAM location. When one of the on-chip 64 registers is addressed, data will be written to the selected register on the rising edge of $\overline{\text{WE}}$.

INTA – Interrupt Output A (output; active low): Interrupt output A can be programmed as a Time of Day Alarm or as a Watchdog Alarm (Interrupt output B becomes the alternate function). In addition, INTA can be programmed to output either a pulse or a level.

INTB – Interrupt Output B (output; active high or low): Interrupt output B outputs the alarm (Time of Day or Watchdog) that is not selected for INTA. Interrupt output B is programmable high or low.

Both $\overline{\text{INTA}}$ and $\overline{\text{INTB}}(\text{INTB})$ are open drain outputs. The two interrupts and the internal clock continue to run regardless of the level of V_{CC} . However, it is important to insure that the pull–up resistors used with the interrupt pins are never pulled up to a value which is greater than V_{CC} + 0.3V. As V_{CC} falls below approximately 3.0 volts, a power switching circuit turns the lithium energy source on the maintain the clock, and timer data functionality. It is also required to insure that during this time (battery backup mode), the voltage present at $\overline{\text{INTA}}$ and $\overline{\text{INTB}}(\text{INTB})$ does never exceed V_{bat} . At all times the current on each should not exceed +2.1 mA or -1.0 mA.

X1, X2 – Crystal inputs: Connections for a standard 32.768 KHz quartz crystal. When ordering, request a load capacitance or 6 pF. The internal oscillator circuitry is designed for operation with a crystal having a specified load capacitance (C_L) of 6 pF.

For more information on crystal selection and crystal layout considerations, please consult Application Note 58, "Crystal Considerations with Dallas Real Time Clocks".

SQW – Square Wave (output): This pin can be programmed to output a 1024 Hz square wave signal. When the signal is turned off, the pin is high Z.

PFO – Power Fail Signal (output; active low when V_{WP} occurs): High state occurs t_{REC} after power–up and $V_{CC} \ge 4.5$ volts.

ADDRESS DECODING

The DS1384 accommodates 17 address lines which allows direct connection of up to 128K bytes of static

RAM. The lower 14 bytes of RAM, regardless of the density used, will always contain the timekeeping, alarm, and watchdog registers. The 14 clock registers reside in the lower 14 RAM locations without conflict by inhibiting the OER (output enable RAM) signal during clock access. Since the watchdog timekeeping chip actually contains 64 registers (14 RTC and 50 user RAM), the lower 64 bytes of any attached memory resides within the DS1384. However, the RAM's physical location is transparent to the user and the memory map looks continuous from the first clock address to the upper most attached RAM address.

OPERATION – READ CYCLE

The DS1384 executes a read cycle whenever \overline{WE} is inactive (high) and \overline{CE} and \overline{OE} are active (low). The unique address specified by the address inputs (A0–A16) defines which of the on–chip 64 RTC/RAM or external SRAM locations is to be accessed.

When the address value presented to the DS1384 is in the range of 00000H through 0003FH, one of the 64 onchip registers will be selected and valid data will be available to the eight data output drivers within t_{ACC} (access time) after the address input signal is stable, providing that the \overline{CE} and \overline{OE} access times are also satisfied. If they are not, then data access must be measured from the latter occurring signal (\overline{CE} or \overline{OE}) and the limiting parameter is either t_{CO} for \overline{CE} or \overline{OE} for \overline{OE} rather than the address access time. When one of the on-chip registers is selected for read, the \overline{OER} signal will remain inactive throughout the read cycle.

When the address value presented to the DS1384 is in the range of 00040H through 1FFFFH, an external SRAM location will be selected. In this case the $\overline{\text{OE}}$ signal will be passed to the $\overline{\text{OER}}$ pin, with the specified delay times of t_{AOEL} or t_{OERL}.

OPERATION – WRITE CYCLE

The DS1384 is in the write mode whenever the $\overline{\text{WE}}$ (Write Enable) and $\overline{\text{CE}}$ (Chip Enable) signals are in the active (low) state after the address inputs are stable. The latter occurring falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. All address inputs must be kept valid throughout the write cycle. $\overline{\text{WE}}$ must return to the high state for a minimum recovery state (t_{WR}) before another cycle can be initiated. Data must be valid on the data bus with sufficient Data Set Up

 (t_{DS}) and Data Hold Time (t_{DH}) with respect to the earlier rising edge of \overline{CE} or \overline{WE} . The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus has been enabled (\overline{CE} and \overline{OE} active), then \overline{WE} will disable the outputs in t_{WEZ} from its falling edge.

When the address value presented to the DS1384 during the write is in the range of 00000H through 0003FH, one of the 64 on-chip registers will be selected and data will be written into the device.


When the address value presented to the DS1384 during the write is in the range of 00040H through 1FFFFH, an external SRAM location will be selected.

DATA RETENTION MODE

When V_{CCI} is within nominal limits ($V_{CC} > 4.5$ volts) the DS1384 can be accessed as described above with read or write cycles. However, when V_{CC} is below the power fail point, V_{PF}, (point at which write protection occurs) the internal clock registers and external RAM is blocked from access. This is accomplished internally by inhibiting access to the clock registers via the \overline{CE} signal. At this time the power fail output signal (PFO) is driven active and will remain active until V_{CC} returns to nominal levels. External RAM access is inhibited in a similar manner by forcing CEO to high level. This level is within 0.2 volts of the V_{CCI} input. CEO will remain at this level as long as V_{CCI} remains at an out-of-tolerance condition. When V_{CCI} falls below the level of the battery (V_{BAT1} or V_{BAT2}), power input is switched from the V_{CCI} pin to the V_{BAT} pin and the clock registers are maintained from the attached battery supply. External RAM is also powered by the V_{BAT} input when V_{CCI} is below V_{BAT} pin through the V_{CCO} pin. The V_{CCO} pin is capable of supplying 100 µA of current to the attached memory with less than 0.3 volts drop under this condition. On power up, when V_{CCI} returns to in-tolerance conditions, write protection continues for 150 ms by inhibiting \overline{CEO} . The PFO signal also remains active during this time. The DS1384 is capable of supporting two batteries which are used in a redundant fashion for applications which require added reliability or increased battery capacity. When two batteries are used, the higher of the two is selected for use. A selected battery will remain as backup supply until it is significantly below the other. When the selected battery voltage falls below the alternate battery by about 0.6 volts, the alternate battery is selected and then becomes the backup supply. This switching occurs transparent to the user and continues until both batteries are exhausted. When only a single battery is required, both battery inputs can be connected together. However, a more effective method of using a single battery supply is to ground the unused battery input. When using a single battery, V_{BAT1} is the preferred input.


WATCHDOG TIMEKEEPER REGISTERS

The DS1384 Watchdog Timekeeper Controller has 14 internal registers which are eight bits wide and contain all of the Timekeeping, Alarm, Watchdog, Control, and Data information. The Clock, Calendar, Alarm and Watchdog Registers are memory locations which contain external (user accessible) and internal copies of the data. The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy (see Figure 1). The Command Register bits are affected by both internal and external functions. This reqister will be discussed later. The 50 bytes of RAM registers are accessed from the external address and data bus and reside or overlay external static RAM. Registers 0, 1, 2, 4, 6, 8, 9 and A contain time of day and date information (see Figure 2). Time of day information is stored in BCD. Registers 3, 5, and 7 contain the time of day alarm information. Time of day alarm information is stored in BCD. Register B is the Command Register and information in this register is binary. Register C and D are the Watchdog Alarm Registers and information which is stored in these two registers is in BCD. Register 0000EH through register 0003FH are on-chip user bytes and can be used to contain data at the user's discretion.



DS1384 BLOCK DIAGRAM Figure 1

DS1384 WATCHDOG TIMEKEEPER REGISTERS Figure 2



TIME OF DAY ALARM MASK BITS Figure 3

REGISTER			
MINUTES	HOURS	DAYS	
1	1	1	ALARM ONCE PER MINUTE
0	1	1	ALARM WHEN MINUTES MATCH
0	0	1	ALARM WHEN HOURS AND MINUTES MATCH
0	0	0	ALARM WHEN HOURS, MINUTES, AND DAYS MATCH

NOTE: ANY OTHER BIT COMBINATIONS OF MASK BIT SETTINGS PRODUCE ILLOGICAL OPERATION.

TIME OF DAY REGISTERS

Registers 0, 1, 2, 4, 6, 8, 9 and A contain time of day data in BCD. Ten bits within these eight registers are not used and will always read zero regardless of how they are written. Bits 6 and 7 in the Months Register (9) are binary bits.

When set to logical zero, EOSC (bit 7) enables the realtime clock oscillator. This bit will normally be turned on by the user during device initialization. However, the oscillator can be turned on and off as necessary by setting this bit to the appropriate level.

Bit 6 of this same byte controls the square wave output (pin 24). When set to logical zero, the square wave output pin will output a 1024 Hz square wave signal. When set to logic one the square wave output pin is in a high impedance state.

Bit 6 of the Hours Register is defined as the 12– or 24–Hour Select Bit. When set to logic one, the 12–hour format is selected. In the 12–hour format, bit 5 is the AM/ PM bit with logical one being PM. In the 24–hour mode, bit 5 is the second 10–hour bit (20–23 hours). The time of day registers are updated every 0.01 seconds from the real time clock, except when the TE bit (bit 7 of register B) is set low or the clock oscillator is not running.

The preferred method of synchronizing data access to and from the Watchdog Timekeeper is to access the Command Register by doing a write cycle to address location 0B and setting the TE bit (Transfer Enable bit) to a logic zero. This will freeze the external time of day registers at the present recorded time allowing access to occur without danger of simultaneous update. When the watch registers have been read or written a second write cycle to location 0B, setting the TE bit to a logic one, will put the time of day registers back to being updated every 0.01 second. No time is lost in the real time clock because the internal copy of the time of day register buffers are continually incremented while the external memory registers are frozen. An alternate method of reading and writing the time of day registers is to ignore synchronization. However, any single read may give erroneous data as the real time clock may be in the process of updating the external memory registers as data is being read.

The internal copies of seconds through years are incremented and Time of Day Alarm is checked during the period that hundredths of seconds reads 99 and are transferred to the external register when hundredths of seconds roll from 99 to 00. A way of making sure data is valid is to do multiple reads and compare. Writing the registers can also produce erroneous results for the same reasons. A way of making sure that the write cycle has caused proper update is to do read verifies and reexecute the write cycle if data is not correct. While the possibility of erroneous results from reads and write cycles has been stated, it is worth noting that the probability of an incorrect result is kept to a minimum due to the redundant structure of the Watchdog Timekeeper.

TIME OF DAY ALARM REGISTERS

Registers 3, 5, and 7 contain the time of day alarm registers. Bits 3, 4, 5, and 6 of register 7 will always read zero regardless of how they are written. Bit 7 of registers 3, 5, and 7 are mask bits (Figure 3). When all of the mask bits are logical zero, a time of day alarm will only occur when registers 2, 4, and 6 match the values stored in registers 3, 5, and 7. An alarm will be generated every day when bit 7 of register 7 is set to a logical one. Similarly, an alarm is generated every hour when bit 7 of registers 7 and 5 is set to a logical 1. When bit 7 of registers 7, 5, and 3 is set to a logical 1, an alarm will occur every minute when register 1 (seconds) rolls from 59 to 00.

Time of day alarm registers are written and read in the same format as the time of day registers. The time of day alarm flag and interrupt is always cleared when alarm registers are read or written.

WATCHDOG ALARM REGISTERS

Registers C and D contain the time for the Watchdog Alarm. The two registers contain a time count from 00.01 to 99.99 seconds in BCD. The value written into the Watchdog Alarm Registers can be written or read in any order. Any access to Register C or D will cause the Watchdog Alarm to reinitialize and clears the Watchdog Flag Bit and the Watchdog Interrupt Output. When a new value is entered or the Watchdog Registers are read, the Watchdog Timer will start counting down from the entered value to zero. When zero is reached, the Watchdog Interrupt Output will go to the active state. The Watchdog Timer Countdown is interrupted and reinitialized back to the entered value every time either of the registers are accessed. In this manner, controlled periodic accesses to the Watchdog Timer can prevent the Watchdog Alarm from ever going to an active level. If access does not occur, countdown alarm will be repetitive. The Watchdog Alarm Registers always read the entered value. The actual count down register is internal and is not readable. Writing registers C and D to zero will disable the Watchdog Alarm feature.

COMMAND REGISTER

Address location 0Bh is the Command Register where mask bits, control bits and flag bits reside. The operation of each bit is as follows:

TE – Bit 7 Transfer enable – This bit when set to a logic 0 will disable the transfer of data between internal and external clock registers. The contents in the external clock registers are now frozen and reads or writes will not be affected with updates. This bit must be set to a logic 1 to allow updates.

 $\label{eq:IPSW} \begin{array}{l} \textbf{IPSW} - \text{Bit 6 Interrupt switch} - \text{When set to a logic 1,} \\ \hline \textbf{INTA} \text{ is the Time of Day Alarm and INTB/(INTB) is the Watchdog Alarm. When set to logic 0, this bit reverses the output pins. \hline \textbf{INTA} is now the Watchdog Alarm output and INTB/(INTB) is the Time of Day Alarm output. \end{array}$

 $\label{eq:BH/LO} \begin{array}{l} \textbf{BH/LO} - Bit \ 5 \ \text{Interrupt} \ B \ \text{Sink or Source Current} \\ \text{When this bit is set to a logic 1 and } V_{CC} \ \text{is applied,} \\ \textbf{INTB}/(\overline{\text{INTB}}) \ \text{will source current} \ (\text{see DC characteristics} \ I_{OH}). \\ \text{When this bit is set to a logic 0, INTB will sink current} \ (\text{see DC characteristics} \ I_{OL}). \end{array}$

PU/LVL – Bit 4 Interrupt pulse mode or level mode - This bit determines whether both interrupts will output a pulse or level signal. When set to a logic 0, INTA and INTB/(INTB) will be in the level mode. When this bit is set to a logic 1, the pulse mode is selected and INTA will sink current for a minimum of 3 ms and then release. INTB/(INTB) will either sink or source current, depending on the condition of bit 5, for a minimum of 3 ms and then release.

WAM – Bit 3 Watchdog Alarm Mask – When this bit is set to a logic 0, the Watchdog Interrupt output will be activated. The activated state is determined by bits 1,4,5, and 6 of the Command Register. When this bit is set to a logic 1, the Watchdog interrupt output is deactivated.

TDM – Bit 2 Time of Day Alarm Mask – When this bit is set to a logic 0, the Time of Day Alarm Interrupt output will be activated. The activated state is determined by bits 0,4,5, and 6 of the Command Register. When this bit is set to a logic 1, the Time of Day Alarm interrupt output is deactivated.

WAF – Bit 1 Watchdog Alarm Flag – This bit is set to a logic 1 when a watchdog alarm interrupt occurs. This bit is read only.

The bit is reset when any of the Watchdog Alarm registers are accessed.

When the interrupt is in the pulse mode (see bit 4 definition), this flag will be in the logic 1 state only during the time the interrupt is active.

TDF – Bit 0 Time of Day Flag – This is a read only bit. This bit is set to a logic 1 when a time of day alarm has occurred. The time the alarm occurred can be determined by reading the Time of Day Alarm registers. This bit is reset to a logic 0 state when any of the Time of Day Alarm registers are accessed.

When the interrupt is in the pulse mode (see bit 4 definition), this flag will be in the logic 1 state only during the time the interrupt is active.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature -0.3V to +7.0V 0°C to 70°C -20°C to +70°C 260°C for 10 seconds

*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Logic 1 Voltage All Inputs	VIH	2.2		V _{CC} +0.3	V	
Logic 0 Voltage All Inputs	V _{IL}	-0.3		0.8	V	
Battery Input Voltage	V _{BAT}	2.4		4.0	V	

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 10\%)$

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Average V _{CC} Power Supply Current	I _{CC1}		7	15	mA	2, 3
$\frac{TTL}{(CE = V_{IH}, CE2 = V_{IL})}$	I _{CC2}		2	5	mA	2, 3
CMOS Standby Current (CE=V _{CC} -0.2V, CE2=GND+0.2V)	I _{CC3}		1	3	mA	2, 3
Input Leakage Current (any input)	Ι _{ΙL}	1		+1	μΑ	
Output Leakage Current	I _{OL}	-1		+1	μΑ	
Output Logic 1 Voltage (I _{OUT} = -1.0 mA)	V _{OH}	2.4			V	
Output Logic 0 Voltage (I _{OUT} = +2.1 mA)	V _{OL}			0.4	V	
Output Voltage	V _{CCO1}	V _{CC} -0.3			V	4
Output Current	I _{CCO1}			85	mA	4
Write Protection Voltage	V _{PF}	4.0	4.25	4.5	V	5
Output Voltage	V _{CCO2}	V _{BAT} 0.3			V	6
Output Current	I _{CCO2}			100	μA	6
Battery Leakage OSC ON	I _{BAT1}			500	nA	
Battery Leakage OSC OFF	I _{BAT2}			100	nA	
Switch Over Voltage	V _{SO}		V _{BAT1} , V _{BAT2}		V	

PARAMETER	SYMBOL	MIN	TYPE	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	120			ns	
Address Access Time	t _{ACC}			120	ns	
CE Access Time	t _{CO}			120	ns	
CE Data Off Time	t _{CEZ}			40	ns	
Output Enable Access Time	t _{OE}			60	ns	
Output Enable Data Off Time	t _{OEZ}			40	ns	
Output Enable to DQ Low-Z	t _{OEL}	5			ns	
CE to DQ Low-Z	t _{CEL}	10			ns	
Output Hold from Address	t _{OH}	5			ns	
CE to CEO Low or High	t _{CEPD}			25	ns	
OE Low to OER Low A0–A16 ≥ 00040h	t _{OERL}			20	ns	
OE High to OER High Time	t _{RO}			20	ns	
Address 00040h–1FFFFh to OER Low	t _{AOEL}			50	ns	
Address 00000h–0003Fh to OER High	t _{AOEH}			40	ns	
Write Cycle Time	t _{WC}	120			ns	
Address Setup Time	t _{AW}	0			ns	
CE Pulse Width	t _{CEW}	120			ns	
Address Hold from End of Write	t _{AH}	10			ns	
Write Pulse Width	t _{WP}	80			ns	
CE Data Off Time	t _{CEZ}			40	ns	
WE Data Off Time	t _{WEZ}			40	ns	
WE or CE Inactive Time	t _{WR}	10			ns	
Data Setup Time	t _{DS}	45			ns	
Data Hold Time High	t _{DH}	0			ns	
INTA and INTB Pulse Width	t _{IPW}	3			ms	


AC TEST CONDITIONS

Input Levels:0V to 3VTransition Times:5 ns

CAPACITANCE						(t _A = 25°C
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all pins (except DQ)	CI		7	15	pF	
Capacitance on DQ pins	C _{DQ}		7	15	pF	
C ELECTRICAL CHARACTERISTICS (POWER-UP/DOWN TIMING))°C to 70°C


Content action of the second design of the second d						
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE at V _{IH} before Power Down	t _{PD}	0			μs	
V_{PF} (Max) to V_{PF} (Min) V_{CC} Fall Time	t _F	300			μs	
$\rm V_{PF}$ (Min) to $\rm V_{SO}$ $\rm V_{CC}$ Fall Time	t _{FB}	10			μs	
V_{PF} (Min) to V_{PF} (Max) V_{CC} Rise Time	t _R	0			μs	
Power Up	t _{REC}	10		150	ms	
Expected Data Retention Time (Oscillator On)	t _{DR}	10			years	7

READ CYCLE TIMING: RTC AND EXTERNAL SRAM CONTROL SIGNALS




* See the following timing diagram for more specifics on $\overline{\mathsf{OER}}$ timing.


OER TIMING WHEN SWITCHING BETWEEN LOWER MEMORY (00000h–0003Fh) AND UPPER MEMORY (00040h–1FFFFh)




WRITE CYCLE TIMING: RTC AND EXTERNAL SRAM CONTROL SIGNALS




TIMING DIAGRAM: POWER UP



TIMING DIAGRAM: POWER DOWN




TIMING DIAGRAM: INTERRUPT OUTPUTS PULSE MODE (SEE NOTES 8, 9)




NOTES:

- 1. All voltages are referenced to ground.
- 2. Typical values are at 25°C and nominal supplies.
- 3. Outputs are open.
- 4. Value for voltage and currents is from the V_{CCI} input pin to the V_{CCO} pin.
- 5. Write protection trip point occurs during power fail prior to switchover from V_{CC} to V_{BAT}.
- 6. Value for voltage and currents is from the V_{BAT} input pin to the V_{CCO} pin.
- 7. Data retention time depends on the size of battery selected and the amount of current demanded by the static RAM in back-up mode. The battery capacity (mA hr) to achieve a T_{DR} of 10 years is given by the formula: C=(I_{BAT1} + I_{RAM}) x 24 x 365 x 10, where I_{RAM} is the standby current of the static RAM at the battery voltage. For the DS1384 chip alone, a standard 48 mAh lithium cell battery will provide greater than 10 years of data retention in the absence of power.
- 8. Applies to both interrupt pins when the alarms are set to pulse.
- 9. Interrupt output occurs within 100 ns of the alarm condition existing.

OUTPUT LOAD




DS1384 FP PACKAGE OUTLINES



NOTE:

- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION; ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE.
- 2. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ALLOWABLE DAMPER PROTRUSION IS 0.08 MM TOTAL IN EXCESS OF THE B DIMENSION; AT MAXIMUM MATERIAL CONDITION. PROTRUSION NOT TO BE LOCATED ON LOWER RADIUS OF FOOT OF LEAD.
- 4. CONTROLLING DIMENSIONS: MILLIMETERS.



PKG	DS13	84FP			
DIM	MIN	MAX			
Α	-	2.45			
A1	0.10	0.30			
A2	1.95	2.10			
D	13.65	14.30			
D1	9.90	10.00			
Е	13.65	14.30			
E1	9.90	10.00			
L	0.63	1.03			
е	0.80 BSC				
В	0.30	0.45			
С	0.13	0.23			

56-G3001-001, 56-G4012-001