



Specification

A040CN01 V3

Version April 2006



Contents:

A. Physical specifications	P 3
B. Electrical specifications	P 4
1. Pin assignment.....	P 4
2. Absolute maximum ratings.....	P 5
3. Electrical characteristics.....	P 6
a. Typical operating conditions.....	P 6
b. Current consumption.....	P 6
4. AC Timing.....	P 7
a. Timing conditions.....	P 7
b. Timing diagram.....	P 7
C. Optical specifications	P 8
D. Reliability test items	P 10
E. Packing form	P 11
 Appendix:	
Fig.1 Outline dimension of TFT-LCD module.....	P 12
Fig.2 Sampling clock timing.....	P 13
Fig.3 Horizontal display timing range.....	P 14
Fig.4-(a) Horizontal timing.....	P 15
Fig.4-(b) Detail horizontal timing.....	P 16



Fig.5 Vertical shift clock timing. **P17**
Fig.6-(a) Vertical timing (From up to down)..... **P18**
Fig.6-(b) Vertical timing (From down to up) **P19**



A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	480(W)×234(H)	
2	Active area (mm)	82.11(W)×61.77(H)	
3	Screen size (inch)	4.05(Diagonal)	
4	Dot pitch (mm)	0.171(W)×0.264(H)	
5	Color configuration	R. G. B. delta	
6	Overall dimension (mm)	95.35(W)×77.0(H)×3.5(D)	Note 1
7	Weight (g)	50±5	

Note 1: Refer to Fig. 1.



B. Electrical specifications

1.Pin assignment


Pin No.	Symbol	I/O	Description	Remark
01	GND		Ground for logic circuit	
02	VCC		Supply voltage of logic control circuit for scan driver	
03	VGL	I	Negative power for scan driver	
04	VGH	I	Positive power for scan driver	
05	STVR	I/O	Vertical start pulse	
06	STVL	I/O	Vertical start pulse	
07	CKV	I	Shift clock input for scan driver	
08	U/D	I	Up/Down scan control input	
09	OEV	I	Output enable input for scan driver	
10	VCOM	I	Common electrode driving signal	
11	VCOM	I	Common electrode driving signal	
12	GLED1		LED module 1 Cathode	
13	VLED1		LED module 1 Anode	
14	VLED2		LED module 2 Anode	
15	GLED2		LED module 2 Cathode	
16	L/R	I	Left/Right scan control input	
17	Q1H	I	Analog signal rotate input	
18	OEH	I	Output enable input for data driver	
19	STHL	I/O	Start pulse for horizontal scan line	
20	STHR	I/O	Start pulse for horizontal scan line	
21	CPH3	I	Sampling and shifting clock pulse for data driver	
22	CPH2	I	Sampling and shifting clock pulse for data driver	
23	CPH1	I	Sampling and shifting clock pulse for data driver	
24	DVDD		Supply voltage of logic control for data driver	
25	DVSS		Ground for logic circuit	
26	VA	I	Alternated video signal input (Red)	
27	VB	I	Alternated video signal input (Green)	
28	VC	I	Alternated video signal input (Blue)	
29	AVDD		Supply voltage for analog circuit	
30	AVSS		Ground for analog circuit	

Note 1 : Selection of scanning mode

Setting of scan control input		IN/OUT state For start pulse				Scanning direction
U/D	L/R	STVR	STVL	STHR	STHL	
GND	V _{CC}	OUT	IN	OUT	IN	From up to down, and from left to right.
V _{CC}	GND	IN	OUT	IN	OUT	From down to up, and from right to left.
GND	GND	OUT	IN	IN	OUT	From up to down, and from right to left.
V _{CC}	V _{CC}	IN	OUT	OUT	IN	From down to up, and from left to right.

IN: Input; OUT: Output.

Note 2 : Definition of scanning direction. Refer to figure as below:



2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	V _{CC}	GND=0	-0.3	7	V	
	AV _{DD}	AV _{SS} =0	-0.3	7	V	
	V _{GH}	GND=0	-0.3	18	V	
	V _{GL}		-15	0.3	V	
	V _{GH} -V _{GL}		-	33	V	
Input signal voltage	V _i		-0.3	AV _{DD} +0.3	V	Note 1
	V _i		-0.3	V _{CC} +0.3	V	Note 2
	V _{COM}		-2.9	5.2	V	
Operating temperature	Topa		0	60	°C	Ambient temperature
Storage temperature	Tstg		-25	80	°C	Ambient temperature

Note 1: VR, VG, VB

Note 2: STHL, STHR, Q1H, OEH, L/R, CPH1~CPH3, STVR, STVL, OEV, CKV, U/D.



3. Electrical characteristics

a. Typical operating conditions (GND=AVss=0V, Note 5)

Item	Symbol	Min.	Typ.	Max.	Unit	Remark
Power supply	V _{CC}	4.8	5	5.2	V	
	AV _{DD}	4.8	5	5.2	V	
	V _{GH}	14.3	15	15.7	V	
	V _{GLAC}	3.5	5	7.5	Vp-p	AC component of V _{GL} . Note 1
	V _{GL_H}	-10.5	-10	-9.5	V	High level of V _{GL} .
Video signal Amplitude (VR, VG, VB)	V _{IA}	AV _{SS} +0.4	-	AV _{DD} -0.8	V	Note 2
	V _{iAC}	-	3	-	V	AC component
	V _{IDC}	-	AV _{DD} /2	-	V	DC component
VCOM	V _{CAC}	3.5	5	7.5	Vp-p	AC component, Note 3
	V _{CDC}	-	1.3	-	V	DC component
Input Signal voltage	H Level	V _{IH}	4	-	V _{CC}	Note 4
	L Level	V _{IL}	0	-	1	

Note 1: The same phase and amplitude with common electrode driving signal (VCOM).

Note 2: Refer to Fig.4- (a)

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: STHL, STHR, Q1H, OEH, L/R, CPH1~CPH3, STVR, STVL, OEV, CKV, U/D.

Note 5: Be sure to apply GND, V_{CC}, V_{GL} to the LCD first, and then apply V_{GH}.


b. Current consumption (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Current for driver	I _{GH}	V _{GH} =15V	-	80	150	μA	
	I _{GL}	V _{GL_H} =-10V	-	-0.2	-0.4	mA	
	I _{CC}	V _{CC} =5V	-	2.0	4.0	mA	
	I _{DD}	AV _{DD} =5V	-	5	10	mA	

c. LED driving conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
LED current	I _L		20		mA	
LED voltage	V _L		9.9	12	V	Note 1
LED Life Time	L _L	(10000)			Hr	Note 2,3

Note 1 : LED backlight is two parallel types and three LEDs serial type as figure.





Note 2 : Ta. = 25°C, I_L = 20mA / per LED

Note 3 : Brightness to be decreased to 50% of the initial value.

4. AC Timing

a. Timing conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit.	Remark
Rising time	t _r	-	-	10	ns	Note 1
Falling time	t _f	-	-	10	ns	Note 1
High and low level pulse width	t _{CPH}	299	308	319	ns	CPH1~CPH3
CPH pulse duty	t _{CWH}	40	50	60	%	CPH1~CPH3
CPH pulse delay	t _{C12} t _{C23} t _{C31}	70	t _{CPH} /3	t _{CPH} /2	ns	CPH1~CPH3
STH setup time	t _{SUH}	35	-	-	ns	STHR,STHL
STH hold time	t _{HDH}	35	-	-	ns	STHR,STHL
STH pulse width	t _{STH}	-	1	-	t _{CPH}	STHR,STHL
STH period	t _H	61.5	63.5	65.5	μs	STHR,STHL
OEH pulse width	t _{OEH}	-	3	-	t _{CPH}	OEH
Sample and hold disable time	t _{DIS1}	-	28	-	t _{CPH}	
OEV pulse width	t _{OEV}	-	12	-	t _{CPH}	OEV
CKV pulse width	t _{CKV}	16	28	40	t _{CPH}	CKV
Clean enable time	t _{DIS2}	-	10	-	t _{CPH}	
Horizontal display start	t _{SH}	-	0	-	t _{CPH} /3	
Horizontal display timing range	t _{DH}	-	480	-	t _{CPH} /3	
STV setup time	t _{SUV}	400	-	-	ns	STVL,STVR
STV hold time	t _{HDV}	400	-	-	ns	STVL,STVR
STV pulse width	t _{STV}	-	-	1	t _H	STVL,STVR
Horizontal lines per field	t _V	256	262	268	t _H	Note 2
Vertical display start	t _{SV}	-	3	-	t _H	
Vertical display timing range	t _{DV}	-	234	-	t _H	
VCOM rising time	t _{rCOM}	-	-	3	μs	
VCOM falling time	t _{fCOM}	-	-	3	μs	
VCOM delay time	t _{DCOM}	-	-	3	μs	
RGB delay time	t _{DRGB}	-	-	1	μs	

Note 1: For all of the logic signals.

Note 2: Please don't use odd horizontal lines to drive LCD panel for both odd and even fields simultaneously.

b. Timing diagram

Please refer to the attached drawings, from Fig.2 to Fig.6.



C. Optical specification (Note 1, Note 2, Note 3)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time	Rise	$\theta = 0^\circ$	-	15	30	ms	Note 4, 6
	Fall		-	20	40	ms	
Contrast ratio	CR	At optimized viewing angle	100	150	-		Note 5, 6
Viewing angle	Top	$CR \geq 10$	10	-	-	deg.	Note 6, 7
	Bottom		30	-	-		
	Left		40	45	-		
	Right		40	45	-		
Brightness	Y_L	$\theta = 0^\circ$	200	250	-	nit	Note 8
White chromaticity shift	X	$\theta = 0^\circ$	0.25	0.3	0.35		
	y		0.3	0.35	0.4		

Note 1: Ambient temperature =25°C.


Note 2: To be measured in the dark room.

Note 3: To be measured at the center area of panel with a viewing cone of 1° by Topcon luminance meter BM-7, after 10 minutes operation.

Note 4: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from “black” to “white”(falling time) and from “white” to “black”(rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.



$$\text{Contrast ratio (CR)} = \frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$$

Note 6. White $V_i = V_{i50} \mp 1.5V$

Black $V_i = V_{i50} \pm 2.0V$


“ \pm ” means that the analog input signal swings in phase with COM signal.

“ \mp ” means that the analog input signal swings out of phase with COM signal.

V_{i50} : The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.


Note 7. Definition of viewing angle: Refer to figure as below.



Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



E. Packing form





F. TFT-LCD Module Color Coordinates

- a) A040CN01 V3 adapts Nichia LED for Backlight.
- b) A040CN01 V3 only use LED color rank B5 and only one rank in one panel.
- c) Color Coordinates Measurement allowance is ± 0.01 .
- d) TFT-LCD Module color rank as list :

Color Coordinates	Spec.			CS Optical Data					
	Min	Typ	max	Min	Max	Average	σ	AVG-3 σ	AVG+3 σ
Wx	0.25	0.3	0.35	0.305	0.314	0.311	0.003	0.303	0.319
Wy	0.3	0.35	0.4	0.334	0.346	0.34	0.004	0.329	0.352
Rx				0.622	0.628	0.624	0.002	0.619	0.629
Ry				0.354	0.359	0.356	0.001	0.353	0.36
Gx				0.319	0.326	0.323	0.002	0.315	0.33
Gy				0.577	0.585	0.581	0.003	0.571	0.591
Bx				0.146	0.149	0.147	0.001	0.145	0.149
By				0.134	0.149	0.142	0.005	0.128	0.157




Fig.1 Outline dimension of TFT-LCD module




Fig.2 Sampling clock timing




Fig.3 Horizontal display timing range




Fig.4(a) Horizontal timing




Fig.4-(b) Detail horizontal timing




Fig.5 Vertical shift clock timing




Fig.6-(a) Vertical timing (From up to down)




Fig.6-(b) Vertical timing (From down to up)