

1.1 Scope.

This specification covers the detail requirement for a monolithic CMOS 14-bit D/A converter, with output amplifier and operating off 5 V supplies. It has a fast parallel and serial microprocessor interface structure.

1.2 Part Number.

The complete part number is:

Device	Part Number ¹
-1	AD7840S(X)/883B

NOTE

¹To complete the part number substitute the package identifier as shown in paragraph 1.2.3.

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-24	24-Pin Cerdip, 0.3"
E	E-28A	28-Contact LCC

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD} to AGND	-0.3 V to +7 V
V_{SS} to AGND	+0.3 V to -7 V
AGND to DGND	-0.3 V to $V_{DD} + 0.3$ V
V_{OUT} to AGND	V_{SS} to V_{DD}
REF OUT to AGND	0 V to V_{DD}
Digital Inputs to DGND	-0.3 V to $V_{DD} + 0.3$ V
Operating Temperature Range	-55°C to $+125^\circ\text{C}$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering 10 sec)	$+300^\circ\text{C}$
Power Dissipation (Any Package)	
Up to $+75^\circ\text{C}$	450 mW
Derates above $+75^\circ\text{C}$	100 mW/ $^\circ\text{C}$

1.4 Recommended Operating Conditions.

Supply Voltage: $V_{DD} = +5\text{ V} \pm 5\%$, $V_{SS} = -5\text{ V} \pm 5\%$, AGND = DGND = 0 V.
Reference: REF IN = +3 V, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

 PRELIMINARY
TECHNICAL
DATA

AD7840—SPECIFICATIONS

Table 1.


Test	Symbol	Device	Limits		Sub Groups	Test Condition ¹ -55°C ≤ T _A ≤ +125°C unless otherwise specified	Unit
			Min	Max			
Resolution	RES	-1	14		1, 2, 3	Guaranteed Minimum Resolution	Bits
Signal-to-Noise Ratio ²	SNR	-1	76		4, 5, 6	V _{OUT} = 1.0 kHz Sine Wave f _{SAMPLE} = 100 kHz V _{OUT} = ±3.0 V p-p	dB
Total Harmonic Distortion	THD	-1		-78	4, 5, 6		dB
Peak Harmonic or Spurious Noise	HP	-1		-78	4, 5, 6		dB
Integral Nonlinearity	INL	-1		±2.0	1, 2, 3	Guaranteed Monotonic to 14 Bits	LSB
Differential Nonlinearity	DNL	-1		±0.9	1, 2, 3		LSB
Bipolar Zero Error	BZE	-1		±10	1, 2, 3		LSB
Positive Full-Scale Error ³	+FSE	-1		±10	1, 2, 3		LSB
Negative Full-Scale Error ³	-FSE	-1		±10	1, 2, 3		LSB
Reference Output Voltage ⁴	V _{REF}	-1	2.99	3.01	1	T _A = +25°C	V
Reference Output Voltage Temperature Coefficient	ΔV _{OUT}	-1		±60	2, 3		ppm/°C
Reference Load Change	ΔV _{OUT} /ΔI _{OUT}	-1		-1.0	1, 2, 3	I _{OUT} = 0 μA to 500 μA	mV
Reference Input Voltage Range ⁵	V _{REF}	-1	2.85	3.15	1, 2, 3		V
Reference Input Current	I _{REF}	-1		50	1, 2, 3	At 2.85 V to 3.15 V	μA
Input Logic High Voltage	V _{INH}	-1	2.4		7, 8		V
Input Logic Low Voltage	V _{INL}	-1		0.8	7, 8		V
Input Current	I _{IN}	-1		±10	1, 2, 3	V _{IN} = 0 V to V _{DD}	μA
Input Current ($\overline{\text{CS}}$ Input Only)	I _{IN($\overline{\text{CS}}$)}	-1		±10	1, 2, 3	V _{IN} = V _{SS} to V _{DD}	μA
Input Capacitance	C _{IN}	-1		10	4	T _A = +25°C	pF
Voltage Output Settling Time Positive Full-Scale Change ^{6, 7}	t _{S1}	-1		4.0	9	Settling Time to Within ±1/2 LSB LSB of Final Value, T _A = +25°C	μs
Voltage Output Settling Time Negative Full-Scale Change ^{6, 7}	t _{S2}	-1		4.0	9	Settling Time to Within ±1/2 LSB LSB of Final Value, T _A = +25°C	μs
Supply Current	I _{DD}	-1		15	1, 2, 3	Outputs Unloaded, SCLK = +5.0 V	mA
	I _{SS}			7.0			
CS to WR Setup Time ^{6, 7}	t ₁	-1	0		9, 10, 11	Input tr = tf = 5.0 ns (10% to 90% of 5.0 V), Timing Voltage Reference Level = 1.6 V	ns
CS to WR Hold Time ^{6, 7}	t ₂		0				
WR Pulse Width	t ₃		50				
Data Valid to WR Setup Time	t ₄		28				
Data Valid to WR Hold Time	t ₅		15				
LDAC Pulse Width ^{6, 7}	t ₆		40				
SYNC to SCLK Falling Edge ^{6, 7}	t ₇		50				
SCLK Cycle Time ^{6, 7}	t ₈		200				
Data Valid to SCLK Setup Time ^{6, 7}	t ₉		40				
Data Valid to SCLK Hold Time ^{6, 7}	t ₁₀		100				
SYNC to SCLK Hold Time ^{6, 7}	t ₁₁		100				

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

NOTES

- ¹ $V_{DD} = +4.75\text{ V to }+5.25\text{ V}$, $V_{SS} = -4.75\text{ V to }-5.25\text{ V}$; $AGND = DGND = 0\text{ V}$, $REF\ IN = +3.0\text{ V}$, $R_L = 2.0\text{ k}\Omega$, and $C_L = 100\text{ pF}$ unless otherwise specified.
- ²SNR calculation includes distortion and noise components.
- ³Measured with respect to REF IN and includes bipolar offset error.
- ⁴The maximum recommended capacitance on REF OUT for normal operation is 50 pF. If the reference is required for external use, it should be decoupled to AGND with a 200 Ω resistor in series with a parallel combination of a 10 μF tantalum capacitor and a 0.1 μF ceramic capacitor.
- ⁵This is the allowed range for REF IN. All tests are performed with REF IN = +3 V as described in Note 1.
- ⁶If not tested, shall be guaranteed to the limits specified in Table 1.
- ⁷Measured only for the initial die release and after process or design changes which might affect this parameter.

3.2.1 Functional Block Diagram and Terminal Assignments.



3.2.4 Microcircuit Technology Group.


This microcircuit is covered by technology group (80).

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD7840

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.