


	(Advanced Information)
Description	The iT4032D is an ultra-wideband phase delay fabricated using 0.1-µm HBT GaAs technology. The high output voltage, excellent rise and fall times, and the high eye diagram quality at all data rates up to 12.5 Gb/s makes the iT4032D suitable for timing adjustment in data and clock distribution at a very high speed. Complex digital applications that can benefit from the iT4032D include clock data recovery, edge detectors, NRZ/RZ converters, MUX/DEMUX, and data restoration It is based on an ECL topology in order to guarantee high-speed operation. The device features a single delay element that provides up to 50 ps delay and a 180 deg. shift capability.
	the active control pad while VCm is shorted to VCref). The nominal control voltage range for the delay is from -2.2 V to -3.0 V, whether the control is single-ended or differential. The flipping control can be either differential (using both VFp and VFn), or single-ended (VFp is the active control pad while VFm is shorted to VCref). The nominal control voltage for the flipping is -2.2 V or -3.0 V whether the control is single-ended or differential. The device is capable of delaying NRZ streams with a data rate up to 12.5 Gb/s or a clock signal with frequency up to 10.7 GHz. The inputs and the outputs are DC coupled. At the input side the internal 50-ohm resistors avoid the need for external impedance matching terminations. The iT4032D uses SCFL I/O levels and is designed so to allow for either single ended or differential data input.
Features	 Wideband signal handling: up to 12.5 Gb/s NRZ Delay adjustment: to 50 ps Flipping capability (180 deg. shift) 900 mVpp typical single-ended output Jitter RMS: <1.5 ps Output rise time (20% – 80 %): <22 ps Output fall time (20% – 80 %): <20 ps 50-ohm matched DC-coupled inputs and outputs Differential or single-ended I/O Power consumption: 1.15 W
Device Diagram	• V _{EE}
	DIN DIN/ DIN/ DIN/ DIN/ DIN/ DIN/ DIN/ D
	50 Ohm VC _{ref} VC _p VF _p VF _p
www.iterrac.com	This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status.iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938October 5, 2005Doc. 4036Rev 01Phone (650) 424-1937, Fax (650) 424-1938





Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameters/conditions		Max.	Units
V_{EE}	Power supply voltage	-5.5	0	V
V _{IH}	Input voltage level, high level	-1.5	1.5	V
V _{IL}	Input voltage level, low level	-1.5	1.5	V
VC	Delay control voltage	-5.0	0	V
VF	Flipping control voltage	-5.0	0	V
T _A	Operating temperature range – die	-15	125	°C
T _{STG}	Storage temperature	-65	150	°C

Recommended Operational Conditions

Symbol	Parameters/conditions	Min.	Тур.	Max	Units
T _A	Operating temperature range – die	0		85	°C
V _{EE}	Power supply voltage		-5		V
VC	Delay control voltage	-3.0	-2.6	-2.2	V
VF	Flipping control voltage	-3.0		-2.2	V
V _{IH}	Input voltage level, high level (single ended)		0.0		V
V _{IL}	Input voltage level, low level (single ended)		-0.9		V
VINDC	DC input voltage (with DC-coupled input)		-0.45		V

www.iterrac.com

 This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status.

 October 5, 2005
 Doc. 4036
 Rev 0
 2

iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938



VINDC.

to ground.


diagram.

pattern.


iT4032D 50-ps Wideband Phase Delay With 180-deg. Flipper (Advanced Information)

Electrical Symbol **Parameters** Max Units Min Тур **Characteristics** V_{EE} V Power supply voltage -4.5 -5.00 -5.25 V_{IH} V Input voltage level, high level (single ended) 0.0 1. Electrical V_{IL} Input voltage level, low level (single ended) -0.9 V characteristics at ambient temperature. $V_{IND\underline{C}}$ DC input voltage (with DC-coupled input)⁽²⁾ -0.45 V 2. In case of single-V Data output voltage amplidude (3) V_{OUT} 0.8 0.9 1.0 ended input the unused pin has to be tied to Output rise time (20% - 80%) T_R 22 ps T_F Output fall time (20% - 80%) 20 3. In case of singleps ended output, the TD_H Output delay low-high transition⁽⁴⁾ 180 ps unused pad must be terminated with 50 ohms TD, Output delay high-low transition⁽⁴⁾ 180 ps Output phase delay adjustment⁽⁴⁾ T_{ADJ} 50 ps 4. Refer to timing S₁₁ dB Input return loss (up to 15 GHz) 23 5. On a 10.7 Gb/s PRBS S₂₂ Output return loss (up to 15 GHz) 8 dB Maximum clock frequency 10.7 GHz **F**_{MAX} Ј<u>_{р-р</u></u>} Peak-to-peak jitter⁽⁵⁾ 9 ps $\mathbf{J}_{\mathrm{rms}}$ RMS jitter⁽⁵⁾ 1.5 ps 230 Power supply current mΑ I_{EE} P_{D} Power dissipation 1.15 W

Eye Diagram Performance



Die measurement Vee: -5.0 V Input data rate: 10.7 Gb/s Single-ended data input: +/-450 mVpp Control voltage: VCm= VFm =VCREF VCp=-2.2 V; VFp=-3.0 V



Die measurement Vee: -5.0 V Input data rate: 10.7 Gb/s Single-ended data input: +/-450 mVpp Control voltage: VCm=VFm=VCREF; VCp =-3.0 V; VFp =-3.0 V

www.iterrac.com

This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status. October 5, 2005 Doc. 4036 Rev 0 3

iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938



Eye Diagram


Performance

(cont.)

iT4032D 50-ps Wideband Phase Delay With 180-deg. Flipper (Advanced Information)


 File
 Control
 Setup
 Messoure
 Calibrate
 Utilities
 Help
 10 Dec 2004
 16.00


 Even March
 With
 With



Die measurement Vee: -5.0 V Input data rate: 12.5 Gb/s Single-ended data input: +/-450 mVpp Control voltage: VCm=VFm=VCREF; VCp=-2.2 V; VFp=-3.0 V

Die measurement Vee: -5.0 V Input data rate: 12.5 Gb/s Single-ended data input: +/-450 mVpp Control voltage: VCm=VFm=VCREF; VCp=-2.2 V; VFp=-3.0 V





Die measurement Vee: 5.0 V Input data rate: 12.5 Gb/s Single-ended data input: +/-450 mVpp Control voltage: VCm=VFm=VCREF; VCp=-2.2 V to -3 V (accumulating); VFp=-3.0 V

Die measurement Vee: 5.0 V Input data rate: 10.7 Gb/s Single-ended clock input: +/-450 mVpp Control voltage: VCm=VFm=VCREF; VCp=-2.2 V to -3 V (accumulating); VFp=-3.0 V


www.iterrac.com

 This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status.

 October 5, 2005
 Doc. 4036
 Rev 0
 4

iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938






 This is an Advanced data sheet. See "Product Status Definitions" on Web site or catalog for product development status.

 October 5, 2005
 Doc. 4036
 Rev 0
 5





Pad Positions

μm

www.iterrac.com