

# PALC22V10H-25/35 PALC22V10H-25/30/40

24-Pin Universal CMOS PAL® Device



PALC22V10H-25/35 (Commercial)  
PALC22V10H-25/30/40 (Military)

Advanced Micro Devices

## DISTINCTIVE CHARACTERISTICS

- CMOS technology cuts power in half (90 mA commercial/100 mA military) while matching bipolar 22V10 speed
- 10 Input/output macrocells for architectural flexibility
- Varied product term distribution
  - Up to 16 product terms per output
- Outputs programmable as registered or combinatorial
- Programmable output polarity
- Global register asynchronous reset and synchronous preset
- Preloadable output registers for testability
- Automatic register reset on power-up
- Erasable in windowed 24-pin SKINNYDIP® package
- Cost-effective OTP 24-pin SKINNYDIP packages and 28-pin Plastic Leaded Chip Carriers
- High-speed CMOS technology
  - 25 ns  $t_{PD}$  for “-25” commercial version
  - 35 ns  $t_{PD}$  for “-35” commercial version
  - 25 ns  $t_{PD}$  for “-25” military version
  - 30 ns  $t_{PD}$  for “-30” military version
  - 40 ns  $t_{PD}$  for “-40” military version

## GENERAL DESCRIPTION

The PALC22V10 is a second-generation Programmable Array Logic (PAL) device built with low-power CMOS technology. It utilizes the familiar sum-of-products (AND-OR) logic structure, allowing users to program custom logic functions. The PALC22V10 permits the development of custom LSI functions of 500 to 800 equivalent gate complexity.


The PALC22V10 contains up to 22 inputs and 10 outputs. It incorporates the unique capability of defining and programming the architecture of each output on an individual basis. Each output is user-programmable for either registered or combinatorial operation. This allows the designer to optimize the device design by having only as many registers as needed. In addition, each output has user-programmable output polarity, further simplifying design and contributing to the precise application requirements. Increased logic power has been built into the PALC22V10

by increasing the number of product terms from eight per output to an average of twelve per output. Further innovation can be seen in the introduction of varied product-term distribution. This technique allocates from eight to sixteen logical product terms to each output (please refer to the Block Diagram for distribution details). This varied allocation of terms allows for more complex functions to be implemented than in previous devices.

System operation has been enhanced by the addition of a synchronous-PRESET and an asynchronous-RESET product term. These terms are common to all output registers.

The PALC22V10 also incorporates power-up RESET and the capability to PRELOAD the output registers to any desired state during testing. PRELOAD is essential to permit full logical verification during test.

## BLOCK DIAGRAM





PAL, PALASM and SKINNYDIP are registered trademarks of Monolithic Memories, a wholly-owned subsidiary of Advanced Micro Devices.

Publication #	Rev.	Amendment
10293	B	/0
Issue Date: October 1988		

\* This part is covered by various U.S. and foreign patents owned by Advanced Micro Devices.

# CONNECTION DIAGRAMS (Top View)



- Pin Designations:**
- I = Input
  - I/O = Input/Output
  - V<sub>CC</sub> = Supply Voltage
  - GND = Ground
  - CLK = Clock
  - NC = No Connection


Note: Pin 1 is marked for orientation

## ORDERING INFORMATION

### Standard Products

AMD/MMI standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed/Power Option (If applicable)
- c. Temperature Range
- d. Package Type
- e. Optional Processing



### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note: Devices are marked with MMI logo.

Valid Combinations	
PALC22V10H-25	NS,JS,QS,FN
PALC22V10H-35	

# ORDERING INFORMATION (cont'd.)

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883, Class B requirements. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed/Power Option (If applicable)
- c. Temperature Range
- d. Package Type
- e. Optional Processing

**PAL C 22 V 10 H-25 M JS 883B**

a. DEVICE NUMBER/  
DESCRIPTION  
PROGRAMMABLE  
ARRAY LOGIC

CMOS TECHNOLOGY

NUMBER OF ARRAY INPUTS

OUTPUT TYPE  
V = Versatile

NUMBER OF FLIP-FLOPS

b. SPEED/POWER OPTION

- H-25 = 25 ns (Half Power)
- H-30 = 30 ns (Half Power)
- H-40 = 40 ns (Half Power)

e. OPTIONAL PROCESSING

- Blank = Mil-temp
- 883B = Mil-STD-883, Class B

d. PACKAGE TYPE

- QS = 24-Pin Windowed Ceramic SKINNYDIP
- JS = 24-Pin Ceramic SKINNYDIP
- L = 28-Pin Leadless Chip Carrier
- W = 28-Pin Cerpak

c. TEMPERATURE RANGE

- M = Military (-55°C to +125°C)

### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations.

### Group A Tests

Group A Tests consist of Subgroups: 1, 2, 3, 7, 8, 9, 10, 11.

Note: Devices are marked with MMI logo.

Valid Combinations	
PALC22V10H-25	QS, JS, W, L
PALC22V10H-30	
PALC22V10H-40	

Combination	Military Case Outline MIL-M-38510 Appendix C
QS	X
JS	L
L	3
W	K

## FUNCTIONAL DESCRIPTION

The PALC22V10 is a second-generation Programmable Array Logic device. It contains a programmable array organized in the familiar sum-of-products (AND-OR) structure.

The block diagram below shows the basic architecture of the PALC22V10. There are up to 22 inputs and 10 outputs available. The inputs are connected to a programmable-AND array which contains 120 logical product terms. Initially the AND gates are connected to both the TRUE and COMPLEMENT of every input. By selective programming of connections, the AND gates may be "connected" to only the TRUE input (by programming the COMPLEMENT bit), to only the COMPLEMENT input (by programming the TRUE bit), or to neither type of input (by programming both bits), establishing a logical "don't care." When both the TRUE and COMPLEMENT bits are left intact, a logical FALSE results on the output of the AND gate. An AND gate with all bits programmed will assume the logical-TRUE state. The outputs of the AND gates are connected to fixed-OR gates. There is an average of 12 product terms per OR gate (output), and as the Block Diagram shows, varied product term distribution has been implemented. This technique allocates different quantities of logical product terms to

different outputs. This allows more complex logical functions to be performed than were previously possible. Up to 16 logical terms can be evaluated in one output in a single clock cycle (no feedback necessary).

## Output Logic Macrocells

A dramatic innovation in logic design is the implementation on the PALC22V10 of variable output architecture. This allows the user to program, on an output-by-output basis, the function of the outputs. As shown in the Output Logic Macrocell (OLM) diagram below, each output cell contains two additional bits,  $S_0$  and  $S_1$ .  $S_1$  controls whether the output will be registered or combinatorial.  $S_0$  controls the output polarity (active HIGH or active LOW). Depending on the states of these two bits, an individual output will operate in one of four modes (see the logic diagrams on the next page): Registered/Active LOW, Registered/Active HIGH, Combinatorial/Active LOW, and Combinatorial/Active HIGH (note that the feedback path also changes with output mode). This innovation gives the designer more flexibility and enables optimization of the device for precise application requirements. It also allows for better device utilization — programming only as many registers as are needed.




Figure 1. Block Diagram




Figure 2. Output Logic Macrocell Diagram

$S_1$	$S_0$	Output Configuration
0	0	Registered/Active LOW
0	1	Registered/Active HIGH
1	0	Combinatorial/Active LOW
1	1	Combinatorial/Active HIGH

0 = Unprogrammed bit

1 = Programmed bit




Figure 3-1. Registered/Active LOW




Figure 3-3. Combinatorial/Active LOW




Figure 3-2. Registered/Active HIGH




Figure 3-4. Combinatorial/Active HIGH

### PRESET/RESET

To improve in-system functionality, the PALC22V10 has additional PRESET and RESET product terms. These terms are connected to all registered outputs. When the synchronous-PRESET product term is asserted (HIGH), the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the asynchronous-RESET product term is asserted (HIGH), the output registers will be immediately loaded with a LOW (independent of the clock). These functions are particularly useful for applications such as system power-on and reset.

### PRELOAD

To simplify testing, the PALC22V10 is designed with PRELOAD circuitry that provides an easy method of testing registered devices for logical functionality. PRELOAD allows any arbitrary state value to be loaded into the output registers.

A typical functional test sequence would be to verify all possible state transitions for the device being tested. To verify these

transitions requires the ability to set the state registers into an arbitrary "present state" value. Once this is done, the state machine is then clocked into a new state, or "next state." The next state is then checked to validate the transition from the present state. In this way any state transition can be checked.

### Security Bit

After programming and verification, a PALC22V10 design can be secured by programming the security bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs.

### Quality and Testability

The PALC22V10 offers a very high level of built-in quality. Extra programmable bits and the erasability of the device provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.




Figure 4. Logic Diagram

## ABSOLUTE MAXIMUM RATINGS

Storage temperature .....	-65°C to +150°C
Supply voltage to ground potential (Pin 24 to Pin 12) Continuous .....	-0.5 V to +7 V
DC voltage applied to outputs (except during programming) .....	-0.5 V to +7 V
DC input voltage .....	-3 V to +7 V
DC output current into outputs .....	16 mA
Ambient temperature with power applied .....	-55°C to +125°C
UV light exposure .....	7258 W-sec/cm <sup>2</sup>
Static discharge .....	>2001 V
Latchup current (T <sub>A</sub> = 0°C to +75°C) .....	>100 mA

## Commercial (C) devices

Temperature (T <sub>A</sub> ) Operating free air .....	0°C to +75°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## DC CHARACTERISTICS Over commercial operating range unless otherwise specified.

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3.2 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16 mA		0.4	V
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0		V
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
I <sub>IH</sub>	Input HIGH Current (Note 3)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.4 V			-10	μA
I <sub>IL</sub>	Input LOW Current (Note 3)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V			10	μA
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 5.5 V			10	μA
I <sub>OS</sub>	Output Short-Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.5 V (Note 2)		-30	-90	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., V <sub>I</sub> = GND, Outputs Open			90	mA
I <sub>OZH</sub>	Output Leakage Current (Note 3)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = 2.4 V		40	μA
I <sub>OZL</sub>			V <sub>O</sub> = 0.4 V		-40	

- Notes: 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.  
 2. No more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.  
 V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.  
 3. I<sub>O</sub> pin leakage is the worst case of I<sub>OZX</sub> or I<sub>IX</sub> (where X = H or L).

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V at f = 1 MHz	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V at f = 1 MHz	8	

- Notes: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

**SWITCHING CHARACTERISTICS** Over commercial operating range unless otherwise specified (Note 1).

Parameter Symbol	Parameter Description		-35		-25		Unit	
			Min.	Max.	Min.	Max.		
$t_{PD}$	Input or Feedback to Non-Registered Output (Note 2)		Active LOW		35		25	ns
			Active HIGH					
$t_S$	Setup Time from Input, Feedback or SP to Clock		25		15			ns
$t_H$	Hold Time		0		0			ns
$t_{CO}$	Clock to Output			25		15		ns
$t_{CF}$	Clock to Feedback (Note 3)			18		13		ns
$t_{AR}$	Asynchronous Reset to Registered Output			35		25		ns
$t_{ARW}$	Asynchronous Reset Width		35		25			ns
$t_{ARR}$	Asynchronous Reset Recovery Time		35		25			ns
$t_{SPR}$	Synchronous Preset Recovery Time		35		25			ns
$t_{WL}$	Width of Clock		LOW	17		13		ns
$t_{WH}$			HIGH	17		13		ns
$f_{MAX}$	Maximum frequency (Note 4)		External Feedback $1/(t_S + t_{CO})$	20		33.3		MHz
			Internal Feedback $1/(t_S + t_{CF})$	23		35		MHz
			No Feedback $1/(t_{WL} + t_{WH})$	29		38		MHz
$t_{EA}$	Input to Output Enable (Note 5)			35		25		ns
$t_{ER}$	Input to Output Disable (Note 5)			35		25		ns

- Notes:
- Commercial Test Conditions:  $R_1 = 300 \Omega$ ,  $R_2 = 390 \Omega$  (see Switching Test Circuit).
  - $t_{PD}$  is tested with switch  $S_1$  closed and  $C_L = 50$  pF (including jig capacitance).  $V_{IH} = 3$  V,  $V_{IL} = 0$  V,  $V_T = 1.5$  V.
  - Calculated from measured  $f_{MAX}$  internal.
  - These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
  - For three-state outputs, output enable times are tested with  $C_L = 50$  pF to the 1.5 V level;  $S_1$  is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with  $C_L = 5$  pF. HIGH to high-impedance tests are made to an output voltage of  $V_{OH} - 0.5$  V with  $S_1$  open; LOW to high-impedance tests are made to the  $V_{OL} + 0.5$  V level with  $S_1$  closed.



## ABSOLUTE MAXIMUM RATINGS

Storage temperature .....	-65°C to +150°C
Supply voltage to ground potential (Pin 24 to Pin 12) Continuous .....	-0.5 V to +7 V
DC voltage applied to outputs (except during programming) .....	-0.5 V to +7 V
DC input voltage .....	-3 V to +7 V
DC output current into outputs .....	16 mA
Ambient temperature with power applied .....	-55°C to +125°C
UV light exposure .....	7258 W-sec/cm <sup>2</sup>
Static discharge voltage .....	>2001 V
Latchup current (T <sub>A</sub> = 0°C to +75°C) .....	>100 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Military (M) devices\*

Temperature (T <sub>c</sub> ) .....	-55°C Min.
Temperature (T <sub>c</sub> ) .....	+125°C Max.
Supply Voltage (V <sub>CC</sub> ) .....	+4.50 V to +5.50 V

\*Military products 100% tested at T<sub>c</sub> = +25°C, +125°C, and -55°C.

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS Over military operating range unless otherwise specified (Note 4).

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -2 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 12 mA		0.4	V
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0		V
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
I <sub>IH</sub>	Input HIGH Current (Note 3)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.4 V			10	μA
I <sub>IL</sub>	Input LOW Current (Note 3)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V			-10	μA
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 5.5 V			10	μA
I <sub>OS</sub>	Output Short-Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.5 V (Note 2)		-30	-90	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., V <sub>I</sub> = GND, Outputs Open (Note 5)			100	mA
I <sub>OZH</sub>	Output Leakage Current (Note 3)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = 2.4 V		40	μA
I <sub>OZL</sub>			V <sub>O</sub> = 0.4 V		-40	

- Notes:
- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
  - No more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
  - I/O pin leakage is the worst case of I<sub>OZH</sub> or I<sub>OL</sub> (where X = H or L).
  - For APL Products, Group A, Subgroups 1, 2, 3, 7, 8, 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
  - Refer to Military Applications section of PAL Device Handbook for measurement technique.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V at f = 1 MHz	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V at f = 1 MHz	8	



Notes: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

**SWITCHING CHARACTERISTICS** Over commercial operating range unless otherwise specified (Notes 1, 6).


Parameter Symbol	Parameter Description		-40		-30		-25		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
$t_{PD}$	Input or Feedback to Non-Registered Output (Note 2)		Active LOW			40		30		ns
			Active HIGH					25		
$t_S$	Setup Time from Input, Feedback or SP to Clock		25		20		20		ns	
$t_H$	Hold Time		0		0		0		ns	
$t_{CO}$	Clock to Output			25		20		20	ns	
$t_{CF}$	Clock to Feedback (Note 3)			20		18		15	ns	
$t_{AR}$	Asynchronous Reset to Registered Output			40		30		25	ns	
$t_{ARW}$	Asynchronous Reset Width		40		30		25		ns	
$t_{ARR}$	Asynchronous Reset Recovery Time			40		30		25	ns	
$t_{SPR}$	Synchronous Preset Recovery Time		40		35		30		ns	
$t_{WL}$	Width of Clock		LOW		20		15		15	ns
$t_{WH}$			HIGH		20		15		15	ns
$f_{MAX}$	Maximum frequency (Note 4)		External Feedback $1/(t_S + t_{CO})$		20		25		25	MHz
			Internal Feedback $1/(t_S + t_{CF})$		22.2		26.3		28.6	
			No Feedback $1/(t_{WL} + t_{WH})$		25		33.3		33.3	
$t_{EA}$	Input to Output Enable (Note 5)			40		30		25	ns	
$t_{ER}$	Input to Output Disable (Note 5)			40		30		25	ns	

- Notes:
1. Military Test Conditions:  $R_1 = 338 \Omega$ ,  $R_2 = 248 \Omega$  (see Switching Test Circuit).
  2.  $t_{PD}$  is tested with switch  $S_1$  closed and  $C_L = 50$  pF (including jig capacitance).  $V_{IH} = 3$  V,  $V_{IL} = 0$  V,  $V_T = 1.5$  V.
  3. Calculated from measured  $f_{MAX}$  internal.
  4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
  5. For three-state outputs, output enable times are tested with  $C_L = 50$  pF to the 1.5 V level;  $S_1$  is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with  $C_L = 5$  pF. HIGH to high-impedance tests are made to an output voltage of  $V_{OH} - 0.5$  V with  $S_1$  open; LOW to high-impedance tests are made to the  $V_{OL} + 0.5$  V level with  $S_1$  closed.
  6. Included in Group A are Subgroups 1, 2, 3, 7, 8, 9, 10, and 11 tests per MIL-STD-883, Method 5005 unless otherwise noted.






# SWITCHING WAVEFORMS



**Registered Output**




**Clock to Feedback to Combinatorial Output(See Path at Right)**



**Notes:**

1.  $V_T = 1.5 \text{ V}$
2. Input pulse amplitude 0 V to 3.0 V
3. Input rise and fall times 2 - 5 ns typical

# SWITCHING TEST CIRCUIT



Commercial Specification	Switch $S_1$	$C_L$	C Device		Measured Output Value
			$R_1$	$R_2$	
$t_{PD}, t_{CO}, t_{CF}$	Closed	50 pF	300 $\Omega$	390 $\Omega$	1.5 V
$t_{EA}$	Z->H: open Z->L: closed	50 pF	300 $\Omega$	390 $\Omega$	1.5 V
$t_{ER}$	H->Z: open L->Z: closed	5 pF	300 $\Omega$	390 $\Omega$	H->Z: $V_{OH} - 0.5$ V L->Z: $V_{OL} + 0.5$ V

Military Specification	Switch $S_1$	$C_L$	M Device		Measured Output Value
			$R_1$	$R_2$	
$t_{PD}, t_{CO}, t_{CF}$	Closed	50 pF	338 $\Omega$	248 $\Omega$	1.5 V
$t_{EA}$	Z->H: open Z->L: closed	50 pF	338 $\Omega$	248 $\Omega$	1.5 V
$t_{ER}$	H->Z: open L->Z: closed	5 pF	338 $\Omega$	248 $\Omega$	H->Z: $V_{OH} - 0.5$ V L->Z: $V_{OL} + 0.5$ V

## SWITCHING WAVEFORMS


### KEY TO SWITCHING WAVEFORMS

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

## OUTPUT REGISTER PRELOAD

The preload function allows the register to be loaded from the output pins. This feature aids functional testing of sequential designs by allowing direct loading of output states. The procedure is:

1. Raise  $V_{CC}$  to  $5.0\text{ V} \pm 0.5\text{ V}$ .
2. Disable output registers by setting pin 8 (DIP) to  $13.5\text{ V} \pm 0.5\text{ V}$ .
3. Apply  $V_{IL}/V_{IH}$  as desired to all registered output pins. Leave combinatorial outputs floating.
4. Clock output registers.
5. Remove  $V_{IL}/V_{IH}$  from all registered output pins.
6. Remove high voltage from pin 8.
7. Enable output registers per programmed pattern.
8. Verify for  $V_{OL}/V_{OH}$  at all registered output pins, according to programmed polarity.



## PROGRAMMING AND ERASING

The PALC22V10 can be programmed on standard logic programmers. Programmers approved by Advanced Micro Devices are listed on Page 15. The PALC22V10 may be erased by ultraviolet light when contained in the windowed package.

For erasure, the recommended ultraviolet light wavelength is 2537 Angstroms. The minimum dose required is  $72000\text{ mW}\cdot\text{sec}/\text{cm}^2$  (UV intensity  $\times$  exposure time). For an ultraviolet lamp with a  $20\text{ mW}/\text{cm}^2$  power rating, the minimum exposure time would be  $72000/20$  seconds, or 60 minutes. The device needs to be within

one inch of the lamp during erasure.


Permanent damage may result if the device is exposed to high intensity UV light for an extended period of time. The recommended maximum dosage is  $7258\text{ W}\cdot\text{sec}/\text{cm}^2$ .

Wavelengths of light less than 4000 Angstroms can partially erase the device in the windowed package. For this reason, an opaque label should be placed over the window, especially if the device will be exposed to sunlight or fluorescent lighting for extended periods of time.

## POWER-UP RESET

The registered devices in the AMD PAL Family have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to LOW. The output state will depend on the polarity of the output buffer. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the asynchronous operation of the power-up reset, and the wide range of ways  $V_{CC}$  can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

1. The  $V_{CC}$  rise must be monotonic.
2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.



Parameter Symbol	Parameter Description	Min.	Typ.	Max.	Unit
$t_{PR}$	Power-Up Reset Time		600	1000	ns
$t_s$	Input or Feedback Setup Time	See Switching Characteristics table			
$t_w$	Clock Width				

## $f_{MAX}$ PARAMETERS




The parameter  $f_{MAX}$  is the maximum clock rate at which the device is guaranteed to operate. Because flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs,  $f_{MAX}$  is specified for two types of synchronous designs.

The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals ( $t_s + t_{CO}$ ). The reciprocal,  $f_{MAX}$ , is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This  $f_{MAX}$  is designated " $f_{MAX}$  external."

The second type of design is a single-chip state machine with

internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop outputs. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs ( $t_s + t_{CF}$ ). This  $f_{MAX}$  is designated " $f_{MAX}$  internal."

The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time ( $t_s + t_H$ ). However, a lower limit for the period of each  $f_{MAX}$  type is the minimum clock period ( $t_{WH} + t_{WL}$ ). Usually, this minimum clock period determines the period for the third  $f_{MAX}$ , designated " $f_{MAX}$  no feedback."




**Programmers/Development Systems** (Subject to change)

<b>MANUFACTURER</b>	<b>PROGRAMMER CONFIGURATION</b>
Adams MacDonald 800 Airport Road Monterey, CA 93940 (408) 373-3607	Contact programmer manufacturer
Data I/O Corporation 10525 Willows Road NE PO Box 97046 Redmond, WA 98073-9746 (800) 247-5700	System 29A, 29B LogicPak™ 303A-V04 Adapter 303A-011A-V04 Adapter 303A-011B-V03 Model 60, rev. V10 UniSite™ 40, rev. 2.3 Family/Pinout Code DB-28
Digelec Inc. 22736 Vanowen Canoga Park, CA 91307 (800) 227-8834 or (415) 965-7020	System 860, rev. A-1.2
Kontron Electronics Inc. 1230 Charleston Road Mountain View, CA 94039-7230 (415) 965-7020	System EPP-80 Module UPM-B or UPM-C, rev. 2.0
Logical Devices 1201 E. Northwest 65th Place Fort Lauderdale, FL 33309 (800) 331-7766 or (305) 974-0967	Contact programmer manufacturer
Micropross Parc d'Activite des Pres 5, rue Denis-Papin 59650 Villeneuve-d'Ascq (20) 47.90.40	ROM 5000, rev. 4.6
Stag Microsystems Inc. 1600 Wyatt Drive, Suite 3 Santa Clara, CA 95054 (408) 988-1118	ZL30/A, rev. 30A26 PPZ, rev. 33 Code 24-70
Varix Corporation 1210 E. Campbell Road, Suite 100 Richardson, TX 75081 (214) 437-0777	Omni Programmer, rev. 5.00A
<b>MANUFACTURER</b>	<b>SOFTWARE DEVELOPMENT SYSTEM</b>
Advanced Micro Devices 901 Thompson Place Sunnyvale, CA 94088-3453 (800) 222-9323	PALASM®2 Software, rev. 2.22 and later
Data I/O Corporation 10525 Willows Road NE PO Box 97046 Redmond, WA 98073-9746 (800) 247-5700	ABEL™ Software, rev. 1.0 and later
Logical Devices 1201 E. Northwest 65th Place Fort Lauderdale, FL 33309 (800) 331-7766 or (305) 974-0967	CUPL™ Software, rev. 1.0 and later

LogicPak™ and ABEL™ are trademarks of Data I/O Corporation.  
CUPL™ is a trademark of Logical Devices.


# PACKAGE DRAWINGS

## 24NS Molded SKINNYDIP



PID# 10747A

## 24JS Ceramic SKINNYDIP



UNLESS OTHERWISE SPECIFIED:  
 ALL DIMENSIONS MIN.-MAX. IN INCHES  
 ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS  
 ALL TOLERANCES ARE  $\pm .007$  INCHES

PID# 10752A


\*For reference only.

Note: Package dimensions shown here are for Commercial parts. For Military, refer to MIL-M-38510, Appendix C.



# PACKAGE DRAWINGS

24QS Window CERDIP  
(5/16" x 1 1/4")



UNLESS OTHERWISE SPECIFIED:  
ALL DIMENSIONS MIN.-MAX. IN INCHES  
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS  
ALL TOLERANCES ARE  $\pm .007$  INCHES


PID# 10755A

Note: Package dimensions shown here are for Commercial parts. For Military, refer to MIL-M-38510, Appendix C.

# PACKAGE DRAWING

28NL/FN Molded Chip Carrier

(.451" x .451")



PID# 10758A

UNLESS OTHERWISE SPECIFIED:  
 ALL DIMENSIONS MIN.-MAX. IN INCHES  
 ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS  
 ALL TOLERANCES ARE  $\pm .007$  INCHES

**North American**

ALABAMA	.....	(205) 882-9122
ARIZONA	.....	(602) 242-4400
CALIFORNIA,		
Culver City	.....	(213) 645-1524
Newport Beach	.....	(714) 752-6262
San Diego	.....	(619) 560-7030
San Jose	.....	(408) 452-0500
Woodland Hills	.....	(818) 992-4155
CANADA, Ontario,		
Kanata	.....	(613) 592-0060
Willowdale	.....	(416) 224-5193
COLORADO	.....	(303) 741-2900
CONNECTICUT	.....	(203) 264-7800
FLORIDA,		
Clearwater	.....	(813) 530-9971
Ft. Lauderdale	.....	(305) 776-2001
Orlando	.....	(407) 830-8100
GEORGIA	.....	(404) 449-7920
ILLINOIS,		
Chicago	.....	(312) 773-4422
Naperville	.....	(312) 505-9517
INDIANA	.....	(317) 244-7207
KANSAS	.....	(913) 451-3115
MARYLAND	.....	(301) 796-9310
MASSACHUSETTS	.....	(617) 273-3970
MINNESOTA	.....	(612) 938-0001
MISSOURI	.....	(913) 451-3115
NEW JERSEY,		
Cherry Hill	.....	(609) 662-2900
Parsippany	.....	(201) 299-0002
NEW YORK,		
Liverpool	.....	(315) 457-5400
Poughkeepsie	.....	(914) 471-8180
Woodbury	.....	(516) 364-8020
NORTH CAROLINA	.....	(919) 878-8111
OHIO		
Columbus	.....	(614) 891-6455
Dayton	.....	(513) 439-0470
OREGON	.....	(503) 245-0080
PENNSYLVANIA	.....	(215) 398-8006
SOUTH CAROLINA	.....	(803) 772-6760
TEXAS,		
Austin	.....	(512) 346-7830
Dallas	.....	(214) 934-9099
Houston	.....	(713) 785-9001
WASHINGTON	.....	(206) 455-3600
WISCONSIN	.....	(414) 792-0590

**International**

BELGIUM, Bruxelles	..... TEL	(02) 771-91-42
	..... FAX	(02) 762-37-12
	..... TLX	61028
FRANCE, Paris	..... TEL	(1) 49-75-10-10
	..... FAX	(1) 49-75-10-13
	..... TLX	263282
WEST GERMANY,		
Hannover area	..... TEL	(0511) 736085
	..... FAX	(0511) 721254
	..... TLX	922850
München	..... TEL	(089) 4114170
	..... FAX	(089) 406490
	..... TLX	529883
Stuttgart	..... TEL	(0711) 62 33 77
	..... FAX	(0711) 625187
	..... TLX	721882
HONG KONG	..... TEL	852-5-8654525
	..... FAX	852-5-8654335
	..... TLX	67955AMDAPHX
ITALY, Milan	..... TEL	(02) 3390541
	..... FAX	(02) 3533241
	..... TLX	(02) 3498000
JAPAN,		
Kanagawa	..... TEL	462-47-2911
	..... FAX	462-47-1729

**International (Continued)**

Tokyo	..... TEL	(03) 345-8241
	..... FAX	(03) 342-5196
	..... TLX	J24064AMDTKOJ
Osaka	..... TEL	06-243-3250
	..... FAX	06-243-3253
KOREA, Seoul	..... TEL	82-2-784-7598
	..... FAX	82-2-784-8014
LATIN AMERICA,		
Ft. Lauderdale	..... TEL	(305) 484-8600
	..... FAX	(305) 485-9736
	..... TLX	5109554261 AMDFTL
NORWAY, Hovik	..... TEL	(02) 537810
	..... FAX	(02) 591959
	..... TLX	79079
SINGAPORE	..... TEL	65-2257544
	..... FAX	65-2246113
	..... TLX	RS55650 MMI RS
SWEDEN,		
Stockholm	..... TEL	(08) 733 03 50
	..... FAX	(08) 733 22 85
	..... TLX	11602
TAIWAN	..... TLX	886-2-7122066
	..... FAX	886-2-7122017
UNITED KINGDOM,		
Manchester area	..... TEL	(0925) 828008
	..... FAX	(0925) 827693
	..... TLX	628524
London area	..... TEL	(04862) 22121
	..... FAX	(0483) 756196
	..... TLX	859103

**North American Representatives**

CANADA		
Burnaby, B.C.		
DAVETEK MARKETING	.....	(604) 430-3680
Calgary, Alberta		
VITEL ELECTRONICS	.....	(403) 278-5833
Kanata, Ontario		
VITEL ELECTRONICS	.....	(613) 592-0090
Mississauga, Ontario		
VITEL ELECTRONICS	.....	(416) 676-9720
Quebec		
VITEL ELECTRONICS	.....	(514) 636-5951
IDAHO		
INTERMOUNTAIN TECH MKGT	.....	(208) 888-6071
INDIANA		
ELECTRONIC MARKETING		
CONSULTANTS, INC	.....	(317) 921-3452
IOWA		
LORENZ SALES	.....	(319) 377-4666
KANSAS		
Merriam - LORENZ SALES	.....	(913) 384-6556
Wichita - LORENZ SALES	.....	(316) 721-0500
KENTUCKY		
ELECTRONIC MARKETING		
CONSULTANTS, INC	.....	(317) 921-3452
MICHIGAN		
Birmingham - MIKE RAICK ASSOCIATES	.....	(313) 644-5040
Holland - COM-TEK SALES, INC	.....	(616) 399-7273
Novi - COM-TEK SALES, INC	.....	(313) 344-1409
MISSOURI		
LORENZ SALES	.....	(314) 997-4558
NEBRASKA		
LORENZ SALES	.....	(402) 475-4660
NEW MEXICO		
THORSON DESERT STATES	.....	(505) 293-8555
NEW YORK		
NYCOM, INC	.....	(315) 437-8343
OHIO		
Centerville - DOLFUSS ROOT & CO	.....	(513) 433-6776
Columbus - DOLFUSS ROOT & CO	.....	(614) 885-4844
Strongsville - DOLFUSS ROOT & CO	.....	(216) 238-0300
PENNSYLVANIA		
DOLFUSS ROOT & CO	.....	(412) 221-4420
UTAH		
R <sup>2</sup> MARKETING	.....	(801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA  
 Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450  
 APPLICATIONS HOTLINE TOLL FREE: (800) 222-9323 • (408) 749-1

© 1988 Advanced Micro Devices, Inc.  
 10/2688  
 AW-WCP-30M-11/8-0 Printed in USA

19 013733 X X