m sustems\* A TDK Group Company

June 1995

## DESCRIPTION

The SSI 73K221L is a highly integrated single-chip modem IC which provides the functions needed to construct a CCITT V.22 and V.21 compatible modem, capable of 1200 or 0-300 bit/s full-duplex operation over dial-up lines. The SSI 73K221L is an enhancement of the SSI 73K212L single-chip modem with performance characteristics suitable for European and Asian telephone systems. The SSI 73K221L produces either 550 or 1800 Hz guard tone, recognizes and generates a 2100 Hz answer tone, and allows V.21 for 300 Hz FSK operation. The SSI 73K221L integrates analog, digital, and switched-capacitor array functions on a single substrate, offering excellent performance and a high level of functional integration in a single 28or 22-pin DIP configuration. The SSI 73K221L, operates from a single +5 volt supply.

The SSI 73K221L includes the DPSK and FSK modulator/demodulator functions, call progress and handshake tone monitor test modes, and a tone generator capable of producing DTMF, answer and 550 or 1800 Hz guard tone. This device supports V.22 (Except mode v) and V. 21 modes of operation,

## **FEATURES**

- One-chip CCITT V.22 and V.21 standard compatible modem data pump
- Full-duplex Operation at 0-300 bit/s (FSK) or 600 and 1200 bit/s (DPSK)
- Pin and software compatible with other SSI K-Series 1-chip modems
- Interfaces directly with standard microprocessors (8048, 80C51 typical)
- Serial (22-pin DiP) or parallel (28-pin DIP or PLCC) microprocessor bus for control
- Serial port for data transfer
- Both Synchronous and Asynchronous modes of operation
- Call progress, carrier, precise answer tone (2100 Hz), and long loop detectors
- DTMF, and 550 or 1800 Hz guard tone generators
- Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit patterns
- Precise automatic gain control allows 45 dB dynamic range
- Space efficient 22- or 28-pin DIP or 28-Pin PLCC packages
- CMOS technology for low power consumption using 30 mW @ 5V
- Single +5 volt supply



(continued)

### **DESCRIPTION** (continued)

allowing both synchronous and asynchronous communications. The SSI 73K221L is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular one-chip microprocessors (80C51 typical) for control of modem functions through its 8-bit multiplexed address/data bus or alternatively via the serial control bus. An ALE control line simplifies address demultiplexing. Data communications occurs through a separate serial port only.

The SSI 73K221L is ideal for use in either free standing or integral system modem products where full-duplex 1200 bit/s data communications over the 2-wire switched telephone network is desired. Its high functionality, low power consumption and efficient packaging simplify design requirements and increase system reliability. A complete modem requires only the addition of the phone line interface, a control microprocessor, and RS-232 level converter for a typical system. The SSI 73K221L is part of Silicon Systems' K-Series family of pin and function compatible single-chip modem products. These devices allow systems to be configured for higher speeds and Bell or CCITT operation with only a single component change.

### **OPERATION**

#### **ASYNCHRONOUS MODE**

Data transmission for the DPSK mode requires that data ultimately be transmitted in a synchronous fashion, The SSI 73K221L includes ASYNC/SYNC and SYNC/ASYNC converters which delete or insert stop bits in order to transmit data at a regular rate. In Asynchronous mode the serial data comes from the TXD pin into the ASYNC/SYNC rate converter. The ASYNC/SYNC rate converter accepts the data provided on the TXD pin which normally must be 1200 or 600 bit/s +1.0%, -2.5%. The rate converter will then insert or delete stop bits in order to output a signal which is 1200 or 600 bit/s  $\pm$  0.01%.

The serial data stream from the ASYNC/SYNC converter is passed through the data scrambler and onto the analog modulator. The data scrambler can be bypassed under processor control when unscrambled data must be transmitted. The ASYNC/SYNC rate converter and the data scrambler are bypassed in all FSK modes. If serial input data contains a break signal through one character (including start and stop bits) the break will be extended to at least  $2 \cdot N + 3$  bits long (where N is the number of transmitted bits/character).

Serial data from the demodulator is passed first through the data descrambler and then through the SYNC/ASYNC rate converter. The SYNC/ASYNC convertor will reinsert any deleted stop bits and transmit output data at an intra-character rate (bit-to-bit timing) of no greater than 1219 bit/s. An incoming break signal (low through two characters) will be passed through without incorrectly inserting a stop bit.

The SYNC/ASYNC converter also has an extended Overspeed mode which allows selection of an output range of either +1% or +2.3%. In the extended Overspeed mode, stop bits are output at 7/8 the normal width.

#### SYNCHRONOUS MODE

The CCITT V.22 standard defines synchronous operation at 600 and 1200 bit/s. The Bell 212A standard defines synchronous operation only at 1200 bit/s. Operation is similar to that of the Asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived signal in Internal mode and is connected internally to the RXCLK pin in Slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The ASYNC/SYNC converter is bypassed when Synchronous mode is selected and data is transmitted at the same rate as it is input.

#### DPSK MODULATOR/DEMODULATOR

The SSI 73K221L modulates a serial bit stream into dibit pairs that are represented by four possible phase shifts as prescribed by the V.22 standard. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire telephone line. Transmission occurs on either a 1200 Hz (Originate mode) or 2400 Hz carrier (Answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into di-bits and converted back to a serial bit stream. The demodulator also recovers the clock which was encoded into the analog signal during modulation. Demodulation

2

occurs using either a 1200 Hz carrier (Answer mode or ALB Originate mode) or a 2400 Hz carrier (Originate mode or ALB Answer mode). The SSI 73K221L uses a phase locked loop coherent demodulation technique for optimum performance.

#### FSK MODULATOR/DEMODULATOR

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. V.21 mode uses 980 and 1180 Hz (originate, mark and space) or 1650 and 1850 Hz (answer, mark and space). Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are by-passed in the V.21 mode.

#### **PASSBAND FILTERS AND EQUALIZERS**

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals in the receive channel. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal. The transmit signal filtering approximates a 75% square root of raised Cosine frequency response characteristic.

### AGC

The automatic gain control maintains a signal level at the input to the demodulators which is constant to within 1 dB. It corrects quickly for increases in signal which would cause clipping and provides a total dynamic range of >45 dB.

### PARALLEL BUS INTERFACE

Four 8-bit registers are provided for control, optionselect and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as four consecutive memory locations. Two control registers and the tone register are read/write memory. The detect register is read only and cannot be modified except by modem response to monitored parameters.

#### SERIAL COMMAND INTERFACE

The serial Command mode allows access to the SSI 73K221L control and status registers via a serial command port (22-pin version only). In this mode the A0, A1 and A2 lines provide register addresses for data passed through the data pin under control of the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  lines. A read operation is initiated when the  $\overline{\text{RD}}$  line is taken low. The first bit is available after  $\overline{\text{RD}}$  is brought low and the next seven cycles of EXCLK will then transfer out the remaining seven bits of the selected address LSB first. A write takes place by shifting in eight bits of data LSB first for eight consecutive cycles of EXCLK. WR is then pulsed low and data transferred into the addressed register on the rising edge of  $\overline{\text{WR}}$ .

#### SPECIAL DETECT CIRCUITRY

The special detect circuitry monitors the received analog signal to determine status or presence of carrier, call-progress tones, answer tone and weak received signal (long loop condition). An unscrambled mark signal is also detected when the received data out of the DPSK demodulator before the descrambler has been mark for 165.5 ms  $\pm$  6.5 ms minimum. The appropriate detect register bit is set when one of these conditions changes and an interrupt is generated for all conditions except long loop. The interrupts are disabled (masked) when the enable interrupt bit is set to 0.

#### DTMF GENERATOR

The DTMF generator will output one of 16 standard tone pairs determined by a 4-bit binary value and TX DTMF mode bit previously loaded into the tone register. Tone generation is initiated when the DTMF mode is selected using the tone register and the transmit enable (CR0 bit D1) is changed from 0 to 1.

8253965 0013553 025 📰

## **PIN DESCRIPTION**

### POWER

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
GND	28	1	I	System Ground.
VDD	15	11	I	Power supply input, 5V $\pm$ 10%. Bypass with 0.1 and 22 $\mu$ F capacitors to ground.
VREF	26	21	0	An internally generated reference voltage. Bypass with 0.1 $\mu$ F capacitor to GND.
ISET	24	19	I	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 $M\Omega$ resistor. ISET should be bypassed to GND with a 0.1 $\mu$ F capacitor.

### PARALLEL MICROPROCESSOR INTERFACE

ALE	12	-	I	Address latch enable. The falling edge of ALE latches the
				address on AD0-AD2 and the chip select on $\overline{\text{CS}}$ .
AD0-AD7	4-11	-	VO	Address/data bus. These bidirectional tri-state multi- plexed lines carry information to and from the internal control registers.
CS	20	-	Ι	Chip select. A low on this pin during the falling edge of ALE allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if $\overline{CS}$ (latched) is not active. The state $\overline{CS}$ is a latched on the falling edge of ALE.
CLK	1	2	0	Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 x the data rate for use as a baud rate clock in DPSK modes only. The pin defaults to the crystal frequency on reset.
ĪNT	17	13	0	Interrupt. This open drain output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay low until the processor reads the detect register or does a full reset.
RD	14	-	ŀ	Read. A low requests a read of the SSI 73K221L internal registers. Data cannot be output unless both $\overline{RD}$ and the latched $\overline{CS}$ are active or low.
RESET	25	20	I	Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down permits power on reset using a capacitor to VDD.



PARALLEL	MICHOPHO		TENFAU	c (continuea)					
NAME	28-PIN	22-PIN	TYPE	DESCRIPTION					
WR	13	-	I	Write. A low on this pin informs the SSI 73K221L that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of $\overline{WR}$ . No data is written unless both $\overline{WR}$ and the latched $\overline{CS}$ are low.					
SERIAL MIC	ROPROCES	SSOR INTE	RFACE						
A0-A2	-	5-7	I	Register Address Selection. These lines carry register addresses and should be valid during any read or write operation.					
DATA	-	8	I/O	Serial Control Data. Data for a read/write operation is clocked in or out on the falling edge of the EXCLK pin. The direction of data flow is controlled by the RD pin. RD low outputs data. RD high inputs data.					
RD	-	10	ł	Read. A low on this input informs the SSI 73K221L that data or status information is being read by the processor. The falling edge of the $\overline{RD}$ signal will initiate a read from the addressed register. The $\overline{RD}$ signal must continue for eight falling edges of EXCLK in order to read all eight bits of the referenced register. Read data is provided LSB first. Data will not be output unless the $\overline{RD}$ signal is active.					
WR	-	9	I	Write. A low on this input informs the SSI 73K221L that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse $\overline{WR}$ low. Data is written on the rising edge of $\overline{WR}$ .					
				AD0-AD7, ALE and $\overline{CS}$ are removed and replaced with the nected pin. Also, the RD and WR controls are used differently.					
In	The Serial Control mode is provided in the parallel control versions by tying ALE high and $\overline{CS}$ low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become A0, A1 and A2, respectively.								

### PARALLEL MICROPROCESSOR INTERFACE (continued)

🖿 8253965 0013555 9T8 🖿

5

## PIN DESCRIPTION (continued)

### DTE USER INTERFACE

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
EXCLK	19	15	I	External Clock. This signal is used in synchronous trans- mission when the external timing option has been selected. In the External Timing mode the rising edge of EXCLK is used to strobe synchronous DPSK transmit data applied to the TXD pin. Alternately used for serial control interface.
RXCLK	23	18	0	Receive Clock. The falling edge of this clock output is coincident with the transitions in the serial received data output. The rising edge of RXCLK can be used to latch the valid output data at RXD. RXCLK will be valid as long as a carrier is present in DPSK synchronous modes.
RXD	22	17	0	Received Digital Data Output. Serial receive data is avail- able on this pin. The data is always valid on the rising edge of RXCLK when in Synchronous mode. RXD will output constant marks if no carrier is detected.
TXCLK	18	14	0	Transmit Clock. This signal is used in DPSK synchronous transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the Synchronization mode selection. In Internal Mode the clock is generated internally. In External Mode TXCLK is phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active.
TXD	21	16	I	Transmit Data Input. Serial data for transmission is applied to this pin. In Synchronous modes, the data must be valid on the rising edge of the TXCLK. In Asynchronous modes (1200/600 bit/s or 300 baud) no clocking is necessary. DPSK data must be 1200/600 bit/s +1%, -2.5% or +2.3%, -2.5% in extended Overspeed mode.

#### ANALOG INTERFACE AND OSCILLATOR

RXA	27	22	1	Received modulated analog signal input from the tele- phone line interface.
ТХА	16	12	0	Transmit analog output to the telephone line interface.
XTL1 XTL2	2 3	3 4	I	These pins are for the internal crystal oscillator requiring an 11.0592 MHz Parallel mode crystal. Load capacitors should be connected from XTL1 and XTL2 to Ground. XTL2 can also be driven from an external clock.



### **REGISTER DESCRIPTIONS**

Four 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0 and A1 address lines in Serial mode, or the AD0 and AD1 lines in Parallel mode. In Parallel mode AD0 and AD1 lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls the interface between the microprocessor and the SSI 73K221L internal state. DR is a detect register which provides an indication of monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output driver used in the modem initial connect sequence. All registers are read/write except for DR which is read only. Register control and status bits are identified below:

						·				
		ADDRESS				DATA BIT	NUMBER			
REGISTE	R	AD2 - AD0	D7	D6	Dő	D4	D3	D2	D1	D0
CONTROL REGISTER 0	CRO	000	MODULATION OPTION	C	TRANSMIT MODE 3	TRANSMIT MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT Enable	ANSWER/ ORIGINATE
CONTROL REGISTER 1	CR1	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	BYPASS Scrambler	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0
DETECT REGISTER	DR	010	x	x	RECEIVE DATA	UNSCR. MARKS	CARRIER DETECT	ANSWER TONE	CALL PROGRESS	LONG LOOP
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTROL	TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF3	DTMF2	DTMF1/ OVERSPEED	DTMF0/ GUARD/
CONTROL REGISTER 2	CR2	100	x	x	× [	THESE RE		ONS ARE RESER	VED FOR	] ×
CONTROL REGISTER 3	CR3	101	x	x	x	USEWI	TH OTHER K-SER	IES FAMILY MEN	IBERS	x
iD REGISTER	ID	110	ID	ID	ID	ID	x	x	x	x

#### **REGISTER BIT SUMMARY**

NOTE: When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.

X = Undefined, mask in software

7

8253965 0013557 770 🔳

#### **REGISTER ADDRESS TABLE**



8 8253965 0013558 607 🎟

### **CONTROL REGISTER 0**

	D7		D6		D5			D4	D3	D2	D1	D0		
CR0 000	MODU OPTIC		0		ANSMI IODE 3		TRANSMIT MODE 2		TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE		
BIT N	10.	-	NAME		cc	ONE	DITIC	N	DESCRIPTION					
D0			Answei Answei		0				Selects An in low band		transmit in hig	h band, receive		
					1				Selects Or in high bar		(transmit in lo	w band, receive		
D1		Т	ransm	nit 0 Disables transmit output at TXA.										
			Enable	•			1		Note: TX E	ansmit output nable must b transmission	e set to 1 to allo	ow Answer Tone		
		-			D5	D4	D3	D2						
D5, D D2	04,D3,	Т	ransm Mode		0	0	0	0		ower Down m ital interface.	ode. All functi	ons disabled		
					0	0	0	1	internally of appearing TXCLK. R	derived 1200 at TXD must	Hz signal. S be valid on th	ode TXCLK is an erial input data e rising edge of of RXD on the		
					0	0	1	0	internal sy nally to EX	nchronous, b	ut TXCLK is o	on is identical to connected inter- .01% clock must		
					0	0	1	1	Synchrono		CLK is conne	eration as other cted internally to		
					0	1	0	0		PSK Asynchro 6 data bits,		8 bits/character		
					0	1	0	1	Selects DPSK Asynchronous mode - 9 bits/character (1 start bit, 7 data bits, 1 stop bit).					
					0	1	1	0	0 Selects DPSK Asynchronous mode - 10 bits/charac (1 start bit, 8 data bits, 1 stop bit).					
					0	1	1	1			phous mode - 1 Parity and 1 st	11 bits/character top bit).		
					1	1	0	0		SK operation.				
D6						(	0		Not used;	must be writte	en as a "0."			

### CONTROL REGISTER 0 (continued)

	D	7	D6		D5	D4	D3	D2	D1	D0	
CR0 000	MOD OPTI		0		ANSMIT ODE 3	TRANSMIT MODE 2			TRANSMIT ENABLE	ANSWER/ ORIGINATE	
	10.	NAME			CON	IDITION	DESCRIPTION				
					D7 D5 D4		Selects:				
D7		Modulation		0 0 X		DPSK mode at 1200 bit/s.					
	Option 10		0 X	DPSK mod X = Don't (	de at 600 bit/s care	3.					

### **CONTROL REGISTER 1**

		D7		D6	D5	D4	D3	D2	D1	D0	
CR1 001				NSMIT TERN 0	ENABLE DETECT INTER.	BYPASS SCRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0	
BIT NO	).	NAME		CON	IDITION	DESCR	PTION				
D1, D0	)	Test Mode		D	1 D0 ) 0	Selects	normal Opera	ting mode.			
		I est mode		(	) 1	signal ba	Loopback mode. Loops the transmitted analog back to the receiver, and causes the receiver to same center frequency as the transmitter. To the TXA pin, transmit enable must be forced			eceiver to nitter. To	
				1 0		looped I	remote digita back to transmo a mark. Data	nit data inte	ernally, and		
				1	1		local digital lo RXD and cor			•	
D2		Res	et		0	Selects normal operation.					
				1		register output	Resets modem to power down state. All control register bits (CR0, CR1, Tone) are reset to zero. The output of the CLK pin will be set to the crystal frequency.				
D3		CLK Control (Clock Control)		0		Selects pin.	Selects 11.0592 MHz crystal echo output at CLK pin.				
					1	Selects modes of	16 X the data only.	rate, output	at CLK pin	in DPSK	

■ 8253965 OD13560 265 ■

CONTROL REGISTER 1 (continued)

		D7		D6	D5	D4	D3	D2	D1	D0	
CR1 001				NSMIT TERN 0	ENABLE DETECT INTER.	BYPASS SCRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0	
BIT NO	0.	NAME		CON	DITION	DESCR	IPTION				
D4		Bypass Scrambler		0			normal operat scrambler.	ion. DPSK	data is pas	sed	
				1			Scrambler By round scramb				
D5		Enable Detect		t 0		Disables interrupt at INT pin.					
		Intern	upt		1	with a ch tone and when the when T	INT output. A nange in status d call progress e TX enable bit X DTMF is a l if the device i	s of DR bits s detect int t is set. Carr ctivated. A	D1-D4. The errupts are ier detect is Il interrupts	e answer masked masked s masked s will be	
				D	7 D6						
D7, D6	6	Transmit Pattern		0 0		Selects normal data transmission as determined by the state of the TXD pin.				termined	
				0 1		Selects modem	an alternating testing.	mark/space	transmit p	attern for	
				1 0		Selects a constant mark transmit pattern.					
					1 1	Selects	a constant spa	ace transmi	t pattern.		

### **DETECT REGISTER**

	D7	D6	D5		D4	D3	D2	D1	D0	
DR 010	Х	x	RECEIVE DATA		NSCR. MARK	CARR. DETECT	ANSWER TONE	CALL PROG.	LONG LOOP	
BIT NO		NAME	CONDITIO	N	DES	CRIPTION		,		
D0	Lo	ng Loop	0		Indicates normal received signal.					
			1		Indi	cates low rece	eived signal le	vel.		
D1	Cal	Progress	0		No call progress tone detected.					
		Detect	1		prog	ress detectio	ce of call pro in circuitry is a z call progress	activated b		

🔳 8253965 OOl3561 lTl 🔳

### **DETECT REGISTER** (continued)

	D7	D6	D5	D4	D3	D2	D1	D0			
DR 010			RECEIVE DATA	UNSCR. MARK	CARR. DETECT	ANSWER TONE	CALL PROG.	LONG LOOP			
BIT NO.	1	NAME	CONDITION	N DE	DESCRIPTION						
D2		nswer	0	No	answer tone c	letected.					
		Tone Detect	1	dev	Indicates detection of 2100 Hz answer tone. The device must be in Originate mode for detection of answer tone.						
D3		Carrier	0	No	No carrier detected in the receive channel.						
		Detect	1		Indicates carrier has been detected in the received channel.						
D4	1	crambled	0	No	unscrambled	mark.					
		Mark	1	rec Sec ure me	icates detection eived data. The quence or for re- itself for remo- ans that unsci- > $165.5 \pm 6.5$	his may be use equesting a rer te digital loopt rambled mark	ed in the V. note mode back. A vali	22 connect m to config- d indication			
D5		Data data is the sa				puts the receiv as that output hen RXD is tri-	on the RX				
D6, D7	No	ot Used	Undefined	No	t used. Mask i	n software.					

### **TONE REGISTER**

	D7	,	D6	D5		D4	D3	D2	D1	D0	
TR 011	RXI OUTF CON	τU	TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE	WER DTMF		DTMF 3	DTMF 2	DTMF 1/ OVER- SPEED	DTMF 0/ GUARD	
BIT	NO.		NAME	CONDITION DESCRIPTION							
				D6 D4 D0	2	D0 interacts with bits D6, D5, and D4 as shown.					
DO			TMF 0/	X 1 X		Transmit DTMF tones.					
		Gu	ard Tone	X 0 0		Transmits 1800 Hz guard tone.					
				X 0 1		Transn	nits 550 Hz	guard to	ne.		
				D4 D1		D1 interacts with D4 as shown.					
D1		D	DTMF 1/	0 0		Asynchronous DPSK 1200 or 600 bit/s +1.0% - 2.					
				0 1		Asynchronous DPSK 1200 or 600 bit/s +2.3% -2.5%					

A253965 0013562 038 🛲

	D7		D6			D5	T	D4	D3		D2		D1		D0
TR 011	RXI OUTP CONT	דטי	TRANSM GUARD TONE	)	AN	NSMIT SWER ONE	TF	RANSMIT DTMF	DTMF 3	DT	MF 2		DTMI OVE SPEI	R-	DTMF 0/ GUARD
BITI	NO.		NAME		CON	DITION		DESC	RIPTION						
D3, [ D1, [			9TMF 3, 2, 1, 0		D3 D 0 ( 1 1		-	Progra transm D1) is EQUIV	ms 1 of 16	TX [ enco DT	DTM	Fan is s COI	d TX showr DE	enable below TC	bit (CR0, bit
			DTMF			1		mitted overrid	continuou	sly v r tra	vhen nsmi	thi t fur	s bit nction	is high is. Mod	es are trans- a. TX DTMF lem must be n.
D5			ransmit			0		Disabl	es answer	tone	ger	iera	tor.		
		Å	Answer Tone			1		tone w mit En	ill be trans	mitte	ed co	ontir	nuous	ly whe	Hz answer n the Trans- must be in

#### TONE REGISTER (continued)

13

🔳 8253965 0013563 T74 🔜

### TONE REGISTER (continued)

	D7	,	D6	D6 D5		D4 D3		D1	D0		
TR 011	RX OUTF CON	TUY	TRANSMI GUARD TONE	TRANSMIT ANSWER TONE	ANSWER DTMF		DTMF 2	DTMF 1/ OVER- SPEED	DTMF 0/ GUARD		
BIT NO. NAME		CONDITION	DESC	DESCRIPTION							
D6		T	X Guard	0	Disabl	Disables guard tone generator.					
		(Transmit Guard Tone)		1		Enables guard tone generator (See D0 for selection of guard tones).					
D7		RXD Output Control		•		Enables RXD pin. Receive data will be output on RXD.					
				1				XD pin bec ak pull-up re	omes a high sistor.		

#### **ID REGISTER**

	D7	,	D6		D	5		D4	D3	D2	D1	D0	
ID 110	۱D	) ID			ID		ID	Х	X	Х	x		
BITI	NO.	N	AME	C	OND	DITIC	<b>N</b>	DES	CRIPTION				
				D7	D6	D5	D4	India	cates Device	э:			
D7, [	D7, D6, D5 Device		0	0	Х	Х	SSI 73K212L, 73K321L or 73K322L or 73K321L						
D4		lden	tification	0	1	Х	Х	SSI	73K221L or	73K302L			
		Sig	nature	1	0	Х	Х	SSI	SSI 73K222L or 73K321L				
				1	1	0	0	SSI	73K224L				
				1	1	1	0	SSI	73K324L				
				1	1	0	1	SSI	73K312L				
D3-D	00	No	ot Used	ι	Jnde	efine	d	Mas	k in softwar	е			

8253965 0013564 900 🖿

### **ELECTRICAL SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT
VDD Supply Voltage	14	V
Storage Temperature	-65 to 150	°C
Soldering Temperature (10 sec.)	260	°C
Applied Voltage	-0.3 to VDD+0.3	V
Note: All inputs and outputs are protected f devices and all outputs are short-circuit prot		ry standard protection

### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VDD Supply voltage		4.5	5	5.5	V
TA, Operating Free-Air Temperature		-40		+85	°C
Clock Variation	(11.0592 MHz) Crystal or external clock	-0.01		+0.01	%
External Components (Refer to	Application section for placement.)				
VREF Bypass Capacitor	(External to GND)	0.1			μF
Bias setting resistor	(Placed between VDD and ISET pins)	1.8	2	2.2	ΜΩ
ISET Bypass Capacitor	(ISET pin to GND)	0.1			μF
VDD Bypass Capacitor 1	(External to GND)	0.1			μF
VDD Bypass Capacitor 2	(External to GND)	22			μF
XTL1 Load Capacitor	Depends on crystal characteristics;			40	pF
XTL2 Load Capacitor	from pin to GND			20	

🖬 8253965 OOl3565 847 🔳

### ELECTRICAL SPECIFICATIONS (continued)

#### **DC ELECTRICAL CHARACTERISTICS**

(TA = -40°C to 85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
IDD, Supply Current	ISET Resistor = 2 M $\Omega$				
IDDA, Active	CLK = 11.0592 MHz		8	12	mA
IDD1, Power-down	CLK = 11.0592 MHz			4	mA
IDD2, Power-down	CLK = 19.200 KHz			3	mA
Digital Inputs					
VIH, Input High Voltage					
Reset, XTL1, XTL2		3.0		VDD	V
All other inputs		2.0		VDD	V
VIL, Input Low Voltage		0		0.8	V
IIH, Input High Current	VI = VIH Max			100	μA
IIL, Input Low Current	VI = VIL Min	-200			μΑ
Reset Pull-down Current	Reset = VDD	1		50	μA
Input Capacitance	All Digital Input Pins			10	рF
Digital Outputs					
VOH, Output High Voltage	IOH MIN = -0.4 mA	2.4		VDD	V
VOL, Output Low Voltage	IO MAX = 1.6 mA			0.4	V
VOL, CLK Output	IO = 3.6 mA			0.6	V
RXD Tri-State Pull-up Curr.	RXD = GND	-1		-50	μA
CMAX, CLK Output	Maximum Capacitive Load			15	pF



■ 8253965 0013566 783 ■

### DYNAMIC CHARACTERISTICS AND TIMING

(TA = -40°C to +85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
PSK Modulator					
Carrier Suppression	Measured at TXA	55			dB
Output Amplitude	TX scrambled marks	-11	-10	-9	dBm0
FSK Mod/Demod					
Output Freq. Error	CLK = 11.0592 MHz	-0.35		+0.35	%
Transmit Level	Transmit Dotting Pattern	-11	-10	-9	dBm0
Harmonic Distortion in 700-2900 Hz band	THD in the alternate band DPSK or FSK		-60	-50	dB
Output Bias Distortion	Transmit Dotting Pattem In ALB @ RXD		±8		%
Total Output Jitter	Random Input in ALB @ RXD	-15		+15	%
DTMF Generator (Modem mus	st be in DPSK mode to meet specifi	cations)			
Freq. Accuracy		- 0.25		+0.25	%
Output Amplitude	Low Group, DPSK Mode	-10	-9	-8	dBm0
Output Amplitude	High Group, DPSK Mode	-8	-7	-6	dBm0
Twist	High-Group to Low-Group	1.0	2.0	3.0	dB
Long Loop Detect	DPSK or FSK	-38		-28	dBm0
Dynamic Range	Refer to Performance Curves		45		dB
Call Progress Detector					
Detect Level	2-Tones in 350-600 Hz band	-34		0	dBm0
Reject Level	2-Tones in 350-600 Hz band			-41	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	27		80	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	27		80	ms
Hysteresis		2			dB
5V Version 0 dB loss in th	in dBm0 refer to the following defir e Transmit path to the line. e Receive path from the line.	nition:			

🛚 8253965 0013567 61T 🔳

### DYNAMIC CHARACTERISTICS AND TIMING (continued)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Carrier Detect	•			•	
Threshold	DPSK or FSK receive data	-49		-42	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	15		45	ms
Hysteresis	Single tone detected	2	3.0		dB
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		24	ms
Answer Tone Detector					• • • • •
Detect Level	Not in V.21 mode	-49.5		-42	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	20		45	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		30	ms
Detect Freq. Range		-2.5		+2.5	%
Output Smoothing Filter	······································		· · · · · · · · · · · · · · · · · · ·	•	
Output load	TXA pin; FSK Single	10			kΩ
	Tone out for THD = -50 db in 0.3 to 3.4 KHz			50	pF
Spurious Freq. Comp.	Frequency = 76.8 kHz			-39	dBm0
	Frequency = 153.6 kHz			-45	dBm0
Output Impedance	TXA pin		200	300	Ω
Clock Noise	TXA pin; 76.8 kHz			1.0	mVms
Carrier VCO				•	•
Capture Range	Originate or Answer	-10		+10	Hz
Capture Time	-10 Hz to +10 Hz Carrier Frequency Change		40	100	ms
Recovered Clock	• • • • • • • • • • • • • • • • • • • •			-	-
Capture Range		-625		+625	ppm
Data Delay Time	Analog data in at RXA pin to receive data valid at RXD pin		30	50	ms

▲253965 0013568 556 ■

550 or 1800 Hz 550 Hz 1800 Hz 550 Hz	-20 -4.0 -7.0	-3.0	+20	Hz
550 Hz 1800 Hz	-4.0	-3.0		Hz
1800 Hz		-3.0		
	-7.0		-2.0	dB
550 Hz		-6.0	-5.0	dB
			-50	dB
1800 Hz			-60	dB
ams)	- <b>-</b>	L	L	
CS/Addr. setup before ALE low	30			ns
CS/Addr. hold after ALE low	20			ns
ALE low to RD/WR low	40			ns
RD/WR Control to ALE high	10			ns
Data out from RD low	0		160	ns
ALE width	60			ns
Data float after $\overline{\text{RD}}$ high	0		80	ns
RD width	200		25000	ns
WR width	140		25000*	ns
Data setup before $\overline{WR}$ high	150			ns
Data hold after WR high	20			ns
Data out after EXCLK low			200	ns
WR after EXCLK low	150			ns
Data setup before EXCLK low	150			ns
Address setup before control**	50			ns
Address hold after control**	50			ns
Data hold after EXCLK	150			ns
arallel version only.				
	CS/Addr. setup before ALE low   CS/Addr. hold after ALE low   ALE low to RD/WR low   RD/WR Control to ALE high   Data out from RD low   ALE width   Data float after RD high   RD width   WR width   Data out after EXCLK low   WR after EXCLK low   Address setup before EXCLK low   Address hold after EXCLK   Address hold after EXCLK   Address hold after EXCLK   Data hold after EXCLK   Data hold after EXCLK   MR after EXCLK   Address hold after EXCLK   Address hold after EXCLK   Data hold after EXCLK   Data hold after EXCLK   Address hold after EXCLK   Address hold after EXCLK   Data hold after EXCLK   Data hold after EXCLK	CS/Addr. setup before ALE Iow30CS/Addr. hold after ALE Iow20ALE Iow to RD/WR Iow40RD/WR Control to ALE high10Data out from RD Iow0ALE width60Data float after RD high0RD width200WR width140Data out after WR high150Data out after EXCLK Iow150Data setup before EXCLK Iow150Address setup before control**50Address hold after EXCLK150Data hold after EXCLK150Address nold after EXCLK150Address nold after EXCLK150arallel version only.150	CS/Addr. setup before ALE Iow 30   CS/Addr. hold after ALE Iow 20   ALE low to RD/WR Iow 40   RD/WR Control to ALE high 10   Data out from RD Iow 0   ALE width 60   Data float after RD high 0   RD width 200   WR width 140   Data setup before WR high 150   Data out after EXCLK Iow 150   Data setup before EXCLK Iow 150   Address setup before control** 50   Address hold after EXCLK 150   Data hold after EXCLK 150   Data hold after EXCLK Iow 150   Data setup before Control** 50   Address hold after Control** 50   Data hold after EXCLK 150   arallel version only. mg edge of RD or WR.	CS/Addr. setup before ALE low 30   CS/Addr. hold after ALE low 20   ALE low to RD/WR low 40   RD/WR Control to ALE high 10   Data out from RD low 0   ALE width 60   Data float after RD high 0   RD width 200   WR width 140   Data setup before WR high 150   Data out after EXCLK low 150   WR after EXCLK low 150   Address setup before control** 50   Address hold after control** 50   Data hold after EXCLK 150

DYNAMIC CHARACTERISTICS AND TIMING (continued)

NOTE: Asserting ALE, CS, and RD or WR concurrently can cause unintentional register accesses. When using non-831 compatible processors, care must be taken to prevent this from occurring when designing the interface logic.

8253965 0013569 492 📖

## TIMING DIAGRAMS







### **APPLICATIONS INFORMATION**

#### **GENERAL CONSIDERATIONS**

Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split  $\pm 5$  or  $\pm 12$  volt design and one for a single 5 volt design. These diagrams are for reference only and do not represent production-ready modem designs. K-Series devices are available with two control interface versions: one for a parallel multiplexed address/ data interface, and one for a serial interface. The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface 22-pin version can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the Serial mode, as explained in the data sheet pin description.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.



FIGURE 1: Basic Box Modem with Dual-Supply Hybrid

21

8253965 0013571 040 🖿

#### **DIRECT ACCESS ARRANGEMENT (DAA)**

The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal Common mode.

The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow undistorted signals to be sent with a single 5 volt supply. Because DTMF tones utilize a higher amplitude than data, these

signals will clip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B) before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.

#### **DESIGN CONSIDERATIONS**

Silicon Systems 1-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.



FIGURE 2: Single 5V Hybrid Version



```
🗖 8253965 0013572 T87 🔳
```

Unlike digital logic circuitry, however, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs.

### **CRYSTAL OSCILLATOR**

The K-Series crystal oscillator requires a Parallel mode (antiresonant) crystal which operates at 11.0592 MHz. It is important that this frequency be maintained to within  $\pm 0.01\%$  accuracy.

In order for a Parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

### LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modern designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modern should be treated as a high impedance analog device. A 22 µF electrolytic capacitor in parallel with a 0.1 µF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations. To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modem IC's should have both high frequency and low frequency bypassing as close to the package as possible.

## MODEM PERFORMANCE CHARACTERISTICS

The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run fullduplex, using a Concord Data Systems 224 as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.

### BER vs. S/N

This test measures the ability of the modern to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modern must operate with the lowest S/N ratio possible. Better modern performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically, a DPSK modern will exhibit better BER-performance test curves receiving in the low band than in the high band.

### **BER vs. Receive Level**

This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.

23

8253965 0013573 913 🛲



24

8253965 001357485T 🎟

= "EQ On" indicates bit CR1 D4 is set for additional phase equalization.





### **ORDERING INFORMATION**

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 73K221L		
28-Pin Dual In-Line	73K221L – IP	73K221L - IP
28-Pin Plastic Leaded Chip Carrier	73K221L – IH	73K221L – IH
SSI 73K212L		
22-Pin Dual In-Line	73K221SL - IP	73K221SL - IP

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022, (714) 573-6000, FAX: (714) 573-6914

06/21/95 - rev.	Protected by the following Patents (4,691,172) (4,777,453 25 ©1989 Silicon Systems, Inc	
	8253965 0013575 796 🖿	