カミュケイド

256K (32K x 8) CMOS UV Erasable PROM


FEATURES

- High Speed Performance 150ns Maximum Access Time
- CMOS Design Ultra Low Power Dissipation
 - 20mA Active Current
 - 100µA Standby Current
- OTP (One Time Programming) Available
- Auto-Insertion-Compatible Plastic Packages
- Auto ID[™] Identification; Aids Automated Programming
- Separate Chip Enable and Output Enable Control Inputs
- Two Programming Algorithms Allow Improved Programming Times
 - Fast Programming
 - Rapid-Pulse Programming
- Organized 32K x 8 JEDEC Standard Pinouts
 - 28 Pin Dual In Line Package
 - 32 Pin Chip Carrier (Leadless or Plastic)
- Available for Extended Temperature Ranges:
 - Commercial (C) = 0° to 70°C
 - Industrial (I) = -40° to 85° C
 - Military** (M) = -55° to $+125^{\circ}$ C

DESCRIPTION


The General Instrument Microelectronics 27C256 is a CMOS 256K bit ultraviolet light Erasable (electrically) Programmable Read Only Memory. The device is organized as 32K words by 8 bits (32K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 150ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and enhanced reliability are requirements.

The 27C256 is available in an extensive selection of package options, windowed CERDIP packages and leadless chip carriers provide reprogrammability needed during prototyping or preproduction. Plastic DIP packages and plastic leaded chip carriers are also available to provide the cost effectiveness needed in a production environment. These plastic devices are auto-insertion compatible and are one-time programmable (OTP) parts.





**Military Version (MR) screened to MIL STD 883 Rev. C, Method 5004 Test Specification.



MODES

MODES	CE	ŌĒ	Vpp	A 9	00-07
Read	VIL	V _{IL}	V _{DD}	Х	D _{out}
Program	VIL	V _{IH}	+ 12V	X	D _{in}
Program Verify	VIH	V _{IL}	+ 12V	х	D _{out}
Program Inhibit	VIH	VIН	+ 12V	х	High Z
Standby	VIH	Х	V _{DD}	Х	High Z
Output Disable	VIL	VIH	V _{DD}	Х	High Z
Identity	VIL	۷ _{IL}	V _{DD}	+ 12V	Identity Code

READ MODE (See Timing Diagrams and AC Characteristics)

Read mode is accessed when

- a) the $\overline{\text{CE}}$ pin is low to power up (enable) the chip.
- b) the \overline{OE} pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is transferred to the output after a delay (t_{OE}) from the falling edge of \overline{OE} .

STANDBY MODE

The standby mode is defined when the $\overline{\text{CE}}$ pin is high and a program mode is not defined.

When these conditions are met, the supply current will drop from 20mA to 100µA.

OUTPUT ENABLE

This feature eliminates bus contention in multiple bus microprocessor systems and the outputs go to a high impedance when

 The OE pin is high and a program mode is not defined.

ERASE MODE

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1" 's state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second / cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms and intensity of 12,000 μ watt / cm² for 20 minutes.

PROGRAMMING MODE

Two programming algorithms are available. The fast programming algorithm is the industry-standard programming mode that requires both initial programming pulses and overprogramming pulses. A flow-chart of the fast programming algorithm is shown in Figure 1.

The rapid-pulse programming algorithm has been developed to improve on the programming throughput times in a production environment. Up to 25 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the rapid-pulse programming algorithm is shown in Figure 2.

Programming takes place when

- a) Vpp is brought to the proper VH level,
- b) V_{DD} is brought to the proper V_H level, and
- c) the OE pin is high.
- d) the CE pin is low,

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0–A14 and the data to be programmed is presented to pins O0–O7. When data and address are stable, a low-going pulse on the $\overline{\text{CE}}$ line programs that location.

VERIFY

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vpp is at the proper VH level,
- b) VDD is at the proper VH level, and
- c) the CE pin is high.
- d) the OE line is low,

INHIBIT

When programming multiple devices in parallel with different data, only \overline{CE} need be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed and all other devices with \overline{CE} held high will not be programmed with the data (although address and data will be available on their input pins).

MANUFACTURERS IDENTITY

In this mode specific data is outputted that identifies the manufacturer as General Instrument Microelectronics, the device type, where the device is manufactured, etc. This mode is entered when pin (A9) is taken up to between 11.5–12.5V. The $\overline{\text{CE}}$ and $\overline{\text{OE}}$ lines must be at V_{IL}. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

The General Instrument Microelectronics identity code is as follows:

Pin	A0	07	О6	O5	04	О3	O2	01	00	Hex Code
Manufacturer	VIL	0	0	1	0	1	0	0	1	29
Device Type*	VIH	1	0	0	0	1	1	0	0	8C

^{*}Code subject to change.

ELECTRICAL CHARACTERISTICS Maximum Ratings*

VDD and input voltages w.r.t. VSS -0.6 to +6.25V Vpp voltage w.r.t. VSS during programming -0.6 to +14V Voltage on A9 w.r.t. VSS -0.6 to +13.5V Storage temperature -65° C to $+150^{\circ}$ C Ambient temperature with power applied. -65° C to $+125^{\circ}$ C

Set Up Conditions for DC Characteristics (Read Operation)

V_{DD} = +5V ± 10% T_{AMB}: Commercial (C) = 0°C to 70°C Industrial (I) = -40°C to +85°C Military (M) = -55°C to +125°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS (Read Operation)

PARAMETER	SYM	MIN	MAX	UNITS	CONDITIONS
Inputs Address lines A0-A14 Data lines (program mode) O0-O7 CE & OE					
Logic "1"	Vін	2.0	$V_{DD} + 1$	V	
Logic "0" Leakage	V _{IL}	-0.1 -10	0.8 10	V μ A	$V_{IN} = 0$ to V_{DD}
Input Capacitance	C _{IN}		6	pF	V _{IN} = 0V, T _{AMB} = 25°C, f = 1MHz
Outputs In read/verify mode O0-O7 Logic "1" Logic "0"	V _{OH} Vol	2.4	0.45	V	I _{OH} = -400μA I _{OL} = 2.1mA
Leakage	lOL	-10	10	μΑ	$V_{OUT} = 0$ to V_{DD}
Output Capacitance	COUT		12	pF	$V_{OUT} = 0V$, $T_{AMB} = 25$ °C, $f = 1MHz$
Power Supply Current IDD Active (TTL Inputs)	I _{DD}		20	mA	$\begin{array}{l} V_{DD} = 5.5 \text{V}, \text{Vpp} = \text{V}_{DD}, \\ \overline{\text{OE}} = \overline{\text{CE}} = \text{V}_{\text{IL}}, \text{I}_{\text{OUT}} = 0 \text{mA} \\ T_{\text{AMB}} = 0^{\circ}\text{C to } 70^{\circ}\text{C}, \\ \text{V}_{\text{IL}} = -0.1 \text{V to } 0.8 \text{V}, \\ \text{V}_{\text{IH}} = 2.0 \text{V to } \text{V}_{\text{DD}} \end{array}$
IDD Active (TTL Inputs) (Extended Temp. Range)	IDD		25	mA	$\begin{array}{l} V_{DD} = 5.5 \text{V}, \ V_{PP} = V_{DD}, \\ \hline \text{OE} = \overrightarrow{\text{CE}} = V_{\text{IL}}, \ I_{\text{OUT}} = 0 \text{mA} \\ T_{\text{AMB}} = -55 ^{\circ} \text{C} \ \text{to} \ 125 ^{\circ} \text{C}, \\ V_{\text{IL}} = -0.1 \text{V} \ \text{to} \ 0.8 \text{V}, \\ V_{\text{IH}} = 2.0 \text{V} \ \text{to} \ V_{DD} \end{array}$
IDD Standby (TTL Inputs)	IDD(S)TTL		2	mA	$\overline{CE} = V_{IH}, T_{AMB} = 0^{\circ}C \text{ to}$ 70°C
I _{DD} Standby (TTL Inputs) (Extended Temp. Range)	IDD(S)TTL		3	mA	$\overline{CE} = V_{IH}$ $T_{AMB} = -55^{\circ}C \text{ to } 125^{\circ}C$
IDD Standby (CMOS Inputs)	IDD(S)CMOS		100	μΑ	$\overline{CE} = V_{DD} \pm 0.2V$
Ipp (Read Mode) Vpp READ VOLTAGE	V _{PP}	V _{DD} – 0.7	100 V _{DD}	μA V	Vpp = 5.5V (NOTE 1)

Note: (1) VDD must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.


AC CHARACTERISTICS (Read Operation)

 T_A : Commercial (C) = 0°C to 70°C

Industrial (I) = -40° C to $+85^{\circ}$ C Military (M) = -55° C to $+125^{\circ}$ C AC TESTING WAVEFORM $V_{IH} = 2.4V \text{ AND } V_{IL} = 0.45V$ $V_{OH} = 2.0V \text{ AND } V_{OL} = 0.8V$ Output Load = 1 TTL Load + 100pF

Note: 27C256-15 is only available in commercial temperature range.

		27C256-15		27C256-17		27C256-20		27C256-25			TEST
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
^t ACC	Address to Output Delay		150		170		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
^t CE	CE to Output Delay		150		170		200		250	ns	OE = V _{IL}
^t OE	OE to Output Delay		70		70		75		100	ns	CE = V _{IL}
^t OFF	OE to O/P High Impedance	0	50		50	0	55	0	60	ns	CE = V _{IL}
^t OH	Output Hold From Address CE or OE, whichever goes first	0		0		0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$



Notes:

- (1) TOFF is specified for \overline{OE} or \overline{CE} , whichever occurs first.
- (2) $\overline{\text{OE}}$ may be delayed to t_{CE}-t_{OE}, after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE}.
- (3) This parameter is only samples and is not 100% tested.

DC PROGRAMMING CHARACTERISTICS

 $T_A = 25 \pm 5^{\circ}C$ (see programming algorithm for V_{DD} and V_{PP} voltages).

SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS (SEE NOTE 1)
[†] Lı	Input Current (All Inputs)	- 10	10	μΑ	V _{IN} = V _{IL} or V _{IH}
VIL	Input Low Level (All Inputs)	-0.1	8.0	V	
VIH	Input High Level	2.0	V _{DD} +1	٧	
VOL	Output Low Voltage During Verify		0.45	٧	I _{OL} = 2.1mA
VOH	Output High Voltage During Verify	2.4		V	I _{OH} = -400μA
I _{DD2}	V _{DD} Supply Current (Program & Verify)		20	mA	
IPP2	Vpp Supply Current (Program)		25	mA	CE = V _{IL}
V _{ID}	A9 Product Identification Voltage	11.5	12.5	٧	

Note: (1) V_{DD} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

27C256

AC PROGRAMMING CHARACTERISTICS

Conditions: 25°C \pm 5°C (see programming algorithm for V_{DD} and V_{PP} voltages).


Program, Program Verify, and Program Inhibit Modes

AC TESTING WAVEFORM $V_{IH}=2.4V$ and $V_{IL}=0.45V$ $V_{OH}=2.0V$ and $V_{OL}=0.8V$ Output Load = 1 TTL Load + 100pF

PARAMETER	SYM	MIN	TYP	MAX	UNITS
Address Set-Up Time	t _{AS}	2		:	μs
Data Set-Up Time	t _{DS}	2			μs
Data Hold Time	t _{DH}	2			μs
Address Hold Time	t _{AH}	0			μ\$
Float Delay ³	t _{DF}	0		130	ns
V _{DD} Set-Up Time	tvds	2			μs
Program Pulse Width ¹	tpW	0.95	1	1.05	ms
Program Pulse Width ¹	tpW	95	100	105	μs
CE Set-Up Time	t _{CES}	2			μs
OE Set-Up Time	tOES	2			μs
Vpp Set-Up Time	tvps	2			μs
Overprogram Pulse Width ²	tOPW	2.85		78.75	ms
Data valid from OE	^t OE			70	ns

Notes: (1) For fast programming algorithm, initial program pulse width tolerance is 1 msec \pm 5%, for rapid-pulse programming algorithm; initial programming pulse width tolerance is 100 μ sec \pm 5%.


- (2) For fast programming algorithm, the length of the overprogram pulse may vary from 2.85 to 78.75 msec as a function of the iteration counter value.
- (3) This parameter is only sampled and is not 100% tested. Output float is defined as the point where data is no longer driven see Timing Diagram.




Notes:

(1) The input timing reference level is 0.8V for V_{IL} and 2.0V for V_{IH}.
 (2) t_{DF} and t_{OE} are characteristics of the device but must be accommodated by the programmer.
 (3) V_{DD} = 6.0 ± 0.25V, V_{PP} = 12.5 ± 0.5V for fast programming algorithm.
 V_{DD} = 6.25 ± 0.25V, V_{DD} = 12.75 ± 0.25V for rapid-pulse programming algorithm.

FAST PROGRAMMING ALGORITHM (Figure 1)




RAPID-PULSE PROGRAMMING ALGORITHM (Figure 2)



27C256

ORDER INFORMATION



GIM/Worldwide Sales Offices

Printed in U.S.A. ©27C256-8704

Sales Offices USA: AZ, 602-963-7373; CA, 818-789-0952 or 408-496-0844; FL, 813-894-3273; IL, 312-981-0040; MA, 617-938-5890/91; NJ, 201-254-5024; TX, 214-934-1654; EUROPE: London, Ruislip, (08956), 36141; Milano, (2) 498 73 62; Muenchen, (089) 95997-46; Paris, (1) 43-74-9134; ASIA: Hong Kong, (3) 722-6577; Osaka, (06) 375-0606; Seoul, (2) 739-8543; Singapore, (65) 344-4711; Taipei, (2) 914-6234; Tokyo, (03) 437-0281

"The information in this publication, including schematics, is suggestive only. General Instrument Corporation does not warrant, nor will be responsible or liable for, (a) the accuracy of such information, (b) its use or (c) any infringement of patents or other rights of third parties."