



## IDT7M822

- Latched and buffered address lines
- Registered input data lines
- Latched and buffered output data lines
- Separate I/O
- High-speed access time:
  - Military temperature range: 55ns (max.)
  - Commercial temperature range: 45ns (max.)
- 20MHz read/write cycle time

The IDT7M822 is a 128K x 8 RAM with latched address, registered DATA<sub>IN</sub> and latched DATA<sub>OUT</sub> lines. The address and DATA<sub>IN</sub> latches have independent latch enables (LE) allowing the latch to be used as a buffer by connecting its Latch Enable LE to V<sub>cc</sub>.


$\overline{\text{CS}}$  and  $\overline{\text{WE}}$  data that meets the specified set-up time will be latched when LE goes low.

DATA<sub>IN</sub> is controlled by its own clock, CPDIN. When ENDIN (clock enable) is asserted, all DATA<sub>IN</sub> data that meets the specified set-up time requirements will be registered on the rising edge of CPDIN. CLRDIN is an asynchronous control that can be used to clear the DATA<sub>IN</sub> register.

**DATA<sub>OUT</sub>** is controlled by its own enable, **LEDOUT**. With this line in the high state, the latch is in the transparent or buffer mode. Data out of the RAM array that meets the set-up time requirement will be latched when **LEDOUT** goes low. **PREDOUT** and **CLRDO<sub>UT</sub>** are asynchronous controls that can be used to preset or clear the **DATA<sub>OUT</sub>** latch. The preset function overrides the clear so that, with both asserted, the latch will be preset. There are three active low output enables for **DATA<sub>OUT</sub>**. Unless all three of these lines are asserted, the output will be in the high impedance state.

The **SEL** signal is an output that can be used to monitor the state of the internal RAM array output bus.

Pin	Signal	Pin	Signal
1	GND	64	Vcc
2	A <sub>0</sub>	63	A <sub>8</sub>
3	A <sub>1</sub>	62	A <sub>10</sub>
4	A <sub>2</sub>	61	A <sub>11</sub>
5	A <sub>3</sub>	60	A <sub>12</sub>
6	GND	59	Vcc
7	A <sub>4</sub>	58	A <sub>13</sub>
8	A <sub>5</sub>	57	A <sub>14</sub>
9	A <sub>6</sub>	56	A <sub>15</sub>
10	A <sub>7</sub>	55	A <sub>18</sub>
11	GND	54	Vcc
12	A <sub>8</sub>	53	LE
13	WE	52	GND
14	CS <sub>1</sub>	51	GND
15	CS <sub>2</sub>	50	OE <sub>3</sub>
16	GND	49	Vcc
17	CS <sub>3</sub>	48	PREDOUT
18	GND	47	LEDOUT
19	GND	46	CLRDAUT
20	CLRDIN	45	OE <sub>2</sub>
21	CPDIN	44	OE <sub>1</sub>
22	GND	43	Vcc
23	ENDIN	42	SEL
24	DI <sub>0</sub>	41	DO <sub>0</sub>
25	DI <sub>1</sub>	40	DO <sub>1</sub>
26	DI <sub>2</sub>	39	DO <sub>2</sub>
27	DI <sub>3</sub>	38	DO <sub>3</sub>
28	DI <sub>4</sub>	37	DO <sub>4</sub>
29	DI <sub>5</sub>	36	DO <sub>5</sub>
30	DI <sub>6</sub>	35	DO <sub>6</sub>
31	DI <sub>7</sub>	34	DO <sub>7</sub>
32	GND	33	Vcc



DECEMBER 1987

DSC-7000/-

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load  
(for t<sub>OHZ</sub>)

\* Including scope and jig.


AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V±10%, T<sub>A</sub> = 0°C to +70°C and -55°C to +125°C)

SYMBOL	PARAMETER	IDT7M822S45 (COM'L ONLY)		IDT7M822S55		IDT7M822S70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE <sup>(1)</sup>								
t <sub>AA</sub>	Address, $\overline{CS}$ Access Time	—	45	—	55	—	70	ns
t <sub>ADS</sub>	Address, $\overline{CS}$ to LE Set-up Time	2	—	2	—	2	—	ns
t <sub>ADH</sub>	Address, $\overline{CS}$ from LE Hold Time	2	—	2	—	3	—	ns
t <sub>LEDO</sub> <sup>(2)</sup>	DATA <sub>OUT</sub> Latch from Address, $\overline{CS}$	—	36	—	40	—	55	ns
t <sub>OE</sub>	$\overline{OE}$ to Data Valid	—	8	—	9	—	15	ns
t <sub>OHZ</sub> <sup>(3)</sup>	$\overline{OE}$ to High Z	—	7	—	9	—	15	ns
WRITE CYCLE								
t <sub>AW</sub>	Address, $\overline{CS}$ to End of Write	31	—	45	—	55	—	ns
t <sub>WP</sub>	Write Pulse Width	27	—	35	—	45	—	ns
t <sub>ADS</sub>	Address, $\overline{CS}$ to LE Set-up Time	2	—	2	—	2	—	ns
t <sub>ADH</sub>	Address, $\overline{CS}$ from LE Hold Time	2	—	2	—	3	—	ns
t <sub>EDS</sub>	DATA <sub>IN</sub> Clock Enable to Clock Set-up Time	3	—	3	—	3	—	ns
t <sub>EDH</sub>	DATA <sub>IN</sub> Clock Enable from Clock Hold Time	0	—	0	—	2	—	ns
t <sub>DS</sub>	DATA <sub>IN</sub> to DATA <sub>IN</sub> Clock Set-up Time	3	—	3	—	5	—	ns
t <sub>DH</sub>	DATA <sub>IN</sub> from DATA <sub>IN</sub> Clock Hold Time	2	—	2	—	3	—	ns
t <sub>CDW</sub>	DATA <sub>IN</sub> Clock to End of Write Cycle	27	—	31	—	40	—	ns

NOTES:

- 1. WE Must be high for read cycles.
- 2. Latch Enable signal arriving after this maximum will delay overall access time (t<sub>AA</sub>).
- 3. Transition is measured -200mV from steady state voltage with specified loading in Figure 2.

## TIMING WAVEFORM OF READ CYCLE



## TIMING WAVEFORM OF WRITE CYCLE

