

P54/74PCT3374C/D

3.3 VOLT OCTAL D FLIP-FLOPS

WITH 3-STATE OUTPUTS

FEATURES

- Function and Drive Compatible with the Fastest TTL Logic
- Inputs and Outputs Interface with TTL Logic Levels
- $3.3V \pm 0.2V$ Power Supply and CMOS for Lowest Power Dissipation
- FCT3-D speed at 4.5ns max. (Com'I)
- FCT3-C speed at 5.2ns max. (Com'I)
- Edge-rate Control Circuitry for Significantly Improved Switching Characteristics
- ESD protection exceeds 2000V
- 48 mA Sink Current (Com'I), 32 mA (MII)
- 15mA Source Current (Com'I), 12 mA (MII)
- Multiple Center Power and Ground Pins
- Input Clamp Diodes to Limit Bus Reflections
- Edge Triggered D Type Inputs
- Buffered Positive Edge Triggered Clock
- Manufactured in 0.4 micron PACE Technology™

DESCRIPTION

The 'FCT3374 are high-speed low power octal D-type flip-flops featuring separate D-type inputs for each flip-flop. Both devices have 3-state outputs for bus oriented applications. A buffered clock (CP) and output enable (\overline{OE}) are common to all flip-flops. The eight flip-flops contained in the 'FCT3374 will store the state of their individual D inputs that meet the setup and hold time requirements on the low-to-high clock (CP) transition. When \overline{OE} is LOW, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs will be in the high impedance state. The state of output enable does not affect the state of the flip-flops.


The 'FCT3374 is manufactured with PACE III Technology™ which is Performance Advanced CMOS Engineered with

two-level metal and epitaxial substrates to use 0.4 micron effective channel lengths giving 250 picosecond loaded* internal gate delays. The nominal supply voltage is reduced from the conventional 5.0V to 3.3V, thus reducing output swings dramatically. This, together with the (lower inductance) center power and ground pins, and the extra power and extra ground pins, significantly improves switching noise characteristics that would otherwise occur in very high speed circuitry.


The 'FCT3374 are available in 24-pin 300 mil plastic as well as hermetic DIP and SOIC, providing excellent board level densities.

*For a fan-in/fan-out of 4 at 85°C junction temperature and 3.3V supply.

LOGIC DIAGRAM



PIN CONFIGURATION



PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

©1992 Performance Semiconductor Corporation
2/27/92 - 5



ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T_{STG}	Storage Temperature	-65 to +150	°C
T_A	Ambient Temperature Under Bias	-65 to +135	°C
V_{CC}	V_{CC} Potential to Ground	-0.5 to +5.0	V
I_{IN}	Input Current	-30 to +5.0	mA

1553 Tbl 01

Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I_{OUTPUT}	Current Applied to Output	120	mA
V_{IN}	Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_{OUT}	Voltage Applied to Output	-0.5 to $V_{CC} + 0.5$	V

1553 Tbl 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1553 Tbl 03

Supply Voltage (V_{CC})	Min	Max
Military	+3.1V	+3.5V
Commercial		

1553 Tbl 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter		Min	Typ ¹	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage		2.0		$V_{CC} + 0.5$	V		
V_{IL}	Input LOW Voltage		-0.5		0.8	V		
V_H	Hysteresis			0.35		V		All inputs
V_{IK}	Input Clamp Diode Voltage			-0.7	-1.2	V	MIN	$I_{IN} = -18\text{mA}$
V_{OH}	Output HIGH Voltage	Military/Commercial (CMOS)	$V_{CC} - 0.2$	V_{CC}		V	MIN	$I_{OH} = -300\mu\text{A}$
		Military (TTL)				V	MIN	$I_{OH} = -12\text{mA}$
		Commercial (TTL)				V	MIN	$I_{OH} = -15\text{mA}$
V_{OL}	Output LOW Voltage	Military/Commercial (CMOS)		GND	0.2	V	MIN	$I_{OL} = 300\mu\text{A}$
		Military (TTL)			0.5	V	MIN	$I_{OL} = 32\text{mA}$
		Commercial (TTL)			0.5	V	MIN	$I_{OL} = 48\text{mA}$
I_{IH}	Input HIGH Current				5	μA	MAX	$V_{IN} = V_{CC}$
I_{IL}	Input LOW Current				-5	μA	MAX	$V_{IN} = \text{GND}$
I_{IH}	Input HIGH Current				5	μA	MAX	$V_{IN} = 2.7\text{V}$
I_{IL}	Input LOW Current				-5	μA	MAX	$V_{IN} = 0.5\text{V}$
I_{OZH}	Off State I_{OUT} HIGH-Level Output Current				10	μA	MAX	$V_{OUT} = V_{CC}$
I_{OZL}	Off State I_{OUT} LOW-Level Output Current				-10	μA	MAX	$V_{OUT} = \text{GND}$
I_{OZH}	Off State I_{OUT} HIGH-Level Output Current				10	μA	MAX	$V_{OUT} = 2.7\text{V}$
I_{OZL}	Off State I_{OUT} LOW-Level Output Current				-10	μA	MAX	$V_{OUT} = 0.5\text{V}$
I_{OS}	Output Short Circuit Current ²		-60	-120	-225	mA	MAX	$V_{OUT} = 0.0\text{V}$
C_{IN}	Input Capacitance ³			5	10	pF	MAX	All inputs
C_{OUT}	Output Capacitance ³			9	12	pF	MAX	All outputs

1553 Tbl 05

Notes:

1. Typical limits are at $V_{CC} = 3.3\text{V}$, $T_A = +25^\circ\text{C}$ ambient.
 2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

3. This parameter is guaranteed but not tested.

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ ¹	Max	Units	Conditions
I_{CC}	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA/	$V_{CC} = \text{MAX}$, $f_1 = 0$, Outputs Open, $V_{IN} = \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = \text{MAX}$, $V_{IN} = V_{CC} - 0.6V^2$, $f_1 = 0$, Outputs Open
I_{CCD} I_C	Dynamic Power Supply Current ³	0.15	0.25	mA/ mHz	$V_{CC} = \text{MAX}$, One Bit Toggling, 50% Duty Cycle, $\overline{OE} = \text{GND}$, Outputs Open, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		1.7	4.0	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz}$, $\overline{OE} = \text{GND}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
	Total Power Supply Current ⁵	2.2	6.0	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz}$, $\overline{OE} = \text{GND}$, $V_{IN} = V_{CC} - 0.6V$, or $V_{IN} = \text{GND}$
		4.0	7.8 ⁴	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$, $\overline{OE} = \text{GND}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		6.2	16.8 ⁴	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$, $\overline{OE} = \text{GND}$, $V_{IN} = V_{CC} - 0.6V$, or $V_{IN} = \text{GND}$

1553 Tbl 06

Notes:

- Typical values are at $V_{CC} = 3.3V$, $+25^\circ\text{C}$ ambient and maximum loading.
- Per TTL driven input ($V_{IN} = V_{CC} - 0.6V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

$$5. I_C = I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_C = \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$$

ΔI_{CC} = Power Supply Current for a TTL High Input
($V_{IN} = V_{CC} - 0.6V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)



f_0 = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_1 = Input Frequency

N_1 = Number of Inputs at f_1

All currents are in milliamps and all frequencies are in megahertz.

TRUTH TABLE

Inputs			Outputs
D_n	CP	\overline{OE}	O_n
H		L	H
L		L	L
X	X	H	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 = LOW-to-HIGH clock transition

Z = HIGH Impedance

1553 Tbl 07

AC CHARACTERISTICS

Symbol	Parameter	'FCT3374C				'FCT3374D				Units	Fig. No.
		MIL		COM'L		MIL		COM'L			
		Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.		
t_{PLH} t_{PHL}	Propagation Delay Clock to Output	2.0	6.2	2.0	5.2	1.5	5.2	1.5	4.5	ns	5
t_{PZH} t_{PZL}	Output Enable Time	1.5	6.2	1.5	5.5	1.5	5.5	1.5	4.7	ns	1 7 8
t_{PHZ} t_{PLZ}	Output Disable Time	1.5	5.7	1.5	5.0	1.5	5.0	1.5	4.3	ns	

Note: AC Characteristics guaranteed with $C_L = 50pF$ as shown in Figure 1.

1553 Tbl 08

AC OPERATING REQUIREMENTS


Symbol	Parameter	'FCT3374C				'FCT3374D				Units	Fig. No.
		MIL		COM'L		MIL		COM'L			
		Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.		
t _s (H) t _s (L)	Setup Time, High or Low D _n to CP	2.0	—	2.0	—	2.0	—	1.5	—	ns	4
t _n (H) t _n (L)	Hold Time, High or Low D _n to CP	1.5	—	1.5	—	1.5	—	1.0	—	ns	
t _w (H) t _w (L)	Clock Pulse Width ² , High or Low	6.0	—	5.0	—	5.0	—	4.0	—	ns	5

Notes:

1. Minimum limits are guaranteed but not tested on Propagation Delays.
2. With one data channel toggling, $t_w(L) = t_w(H) = 2.0ns$ and $t_s = t_h = 1.0ns$.

1553 Tbl 09

ORDERING INFORMATION



1553 03