



HY51V16404B Series

4M × 4-bit CMOS DRAM with Extended Data Out

DESCRIPTION

The HY51V16404B is the new generation and fast dynamic RAM organized 4,194,304 x 4-bit. The HY51V16404B utilizes Hyundai's CMOS silicon gate process technology as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY51V16404B to be packaged in standard 24/26 pin plastic SOJ, TSOP-II and Reverse TSOP-II.

The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of 3.3V ±10% tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- Low power dissipation
- Max. battery back-up 2.2mW (SL-part)
Max. CMOS standby 0.72mW (SL-part)
1.8mW

Max. TTL standby 3.6mW

Max. operating

Speed	Power
60	324mW
70	288mW
80	252mW

- Single power supply of 3.3V ±10%
- TTL compatible inputs and outputs
- Fast access and cycle time

Speed	t _{RAC}	t _{CAC}	t _{HPC}
60	60ns	15ns	25ns
70	70ns	18ns	30ns
80	80ns	20ns	35ns




- Extended data out operation
- Multi-bit test capability
- Read-Modify-Write capability
- CAS-before-RAS, RAS-only, Hidden refresh and Self Refresh capability
- 4096 refresh cycles / 256ms (SL-part)
4096 refresh cycles / 64ms

PIN DESCRIPTION


RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Address Enable
A0-A11*	Address Input
DQ0-DQ3	Data Input/Output
Vcc	Power (+3.3V)
Vss	Ground

*A10 and A11 and applied to row address input only

PIN CONNECTION



BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1AD51-10-MAY95

4675088 0004610 635

585

ABSOLUTE MAXIMUM RATING

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 150	°C
V _{IN} , V _{OUT}	Voltage on Any Pin Relative to V _{SS}	-0.5 to 4.6	V
V _{CC}	Voltage on V _{CC} Relative to V _{SS}	-0.5 to 4.6	V
I _{OS}	Short Circuit Output Current	20	mA
P _D	Power Dissipation	1.0	W
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
V _{IH}	Input High Voltage	2.0	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V

NOTE : All Voltage are referenced to V_{SS}.

DC CHARACTERISTICS

(TA=0°C to 70°C, VCC=3.3V±10%, VSS=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pins)	VSS ≤ VIN ≤ VCC+1.0V, All other pins not under test=VSS		-10	10	μA	
ILO	Output Leakage Current (High impedance State)	VSS ≤ VOUT ≤ VCC RAS & CAS at VIH		-10	10	μA	
ICC1	VCC Supply Current, Operating	tRC = tRC(min.)	60 70 80	- - -	90 80 70	mA	1,2,3
ICC2	VCC Supply Current, TTL Standby	RAS & CAS at VIH, other inputs ≥ VSS		-	1	mA	
ICC3	VCC Supply Current, RAS-only refresh	tRC = tRC(min.)	60 70 80	- - -	90 80 70	mA	1,3
ICC4	VCC Supply Current, EDO mode	tHPC = tHPC(min.)	60 70 80	- - -	110 90 80	mA	1,2,3
ICC5	VCC Supply Current, CMOS Standby	RAS & CAS ≥ VCC-0.2V	SL-part	- -	0.5 0.2	mA	5
ICC6	VCC Supply Current, CAS-before-RAS Refresh	tRC = tRC(min.)	60 70 80	- - -	90 80 70	mA	1,3
ICC7	VCC Supply Current, Battery Back up (SL-part only)	tRC=62.5μs, CAS=CBR cycling or 0.2V, WE=VCC-0.2V, A0-A11=VCC-0.2V or 0.2V, DQ0-DQ3=VCC-0.2V, 0.2V or open	tRAS ≤ 300ns tRAS ≤ 1μs	- -	350 600	μA	1,4,5
ICC8	VCC Supply Self Refresh (SL-part only)	RAS & CAS ≤ 0.2V, OE & WE & A0-A11=VCC-0.2V or 0.2V, DQ0-DQ3=VCC-0.2V, 0.2V or open		-	300	μA	5
VOL	Output Low Voltage	IOL = 2.0mA		-	0.4	V	
VOH	Output High Voltage	IOH = -2.0mA		2.4	-	V	

NOTE:

1. ICC1, ICC3, ICC4, ICC6 and ICC7 depend on cycle rate.
2. ICC1, ICC3, ICC4 and depend on output loading. Specified values are obtained with the output open.
3. ICC is specified as average current. ICC1, ICC3, ICC6, Address can be changed maximum two times while RAS=VIL. ICC4, Address can be changed maximum once while CAS=VIH.
4. tRAS (max.) = 1μs is only applied to refresh of battery backup but tRAS(max.) = 10μs is applied to normal functional operation.
5. ICC5 (max.) = 0.2mA and ICC7 and ICC8 are applied to SL-parts only.

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=3.3V ±10%, Vss=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY51V16404BJT/R/SLJ/SLT/SLR						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	104	-	124	-	144	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	137	-	160	-	187	-	ns	
3	tHPC	EDO Mode Cycle Time	25	-	30	-	35	-	ns	15
4	tHPRWC	EDO Mode Read-Modify-Write Cycle Time	70	-	78	-	90	-	ns	15
5	tRAC	Access Time form RAS	-	60	-	70	-	80	ns	4,9,10
6	tCAC	Access Time from CAS	-	15	-	18	-	20	ns	4,9
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	35	-	40	-	45	ns	4
9	tCLZ	CAS to Output Low Impedance	3	-	3	-	3	-	ns	4
10	tCEZ	Output Buffer Turn-off Delay from CAS	3	15	3	18	3	20	ns	5
11	tT	Transition Time (Rise and Fall)	2	50	2	50	2	50	ns	3
12	tRP	RAS Precharge Time	40	-	50	-	60	-	ns	
13	tRAS	RAS Pulse Width	60	10K	70	10K	80	10K	ns	
14	tRASP	RAS Pulse Width (EDO Mode)	60	200K	70	200K	80	200K	ns	
15	tRSH	RAS Hold Time	15	-	18	-	20	-	ns	
16	tCSH	CAS Hold Time	45	-	50	-	55	-	ns	14
17	tCAS	CAS Pulse width	11	10K	14	10K	17	10K	ns	
18	tRCD	RAS to CAS Delay	20	45	20	52	20	60	ns	9
19	tRAD	RAS to Column Address Delay Time	15	30	15	35	17	40	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
21	tCP	CAS Precharge Time	10	-	12	-	14	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold time	10	-	10	-	12	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	10	-	15	-	ns	
26	tAR	Column Address Hold Time from RAS	50	-	50	-	55	-	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	10	-	10	-	15	-	ns	
32	tWCR	Write Command Hold Time from RAS	50	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	10	-	10	-	15	-	ns	
34	tRWL	Write Command to RAS Lead Time	12	-	12	-	17	-	ns	
35	tCWL	Write Command to CAS Lead Time	12	-	12	-	17	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	
37	tDH	Data-In Hold Time	10	-	10	-	10	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	50	-	50	-	55	-	ns	7
39	tREF	Refresh Period (4096)	-	64	-	64	-	64	ms	12
		SL-part	-	256	-	256	-	256	ms	11
40	tWCS	Write Command Se- up Time	0	-	0	-	0	-	ns	8

4675088 0004613 344

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY51V16404BJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCWD	CAS to $\overline{WE}$ Delay Time	34	-	40	-	44	-	ns	8
42	tRWD	RAS to $\overline{WE}$ Delay Time	79	-	92	-	104	-	ns	8
43	tAWD	Column Address to $\overline{WE}$ Delay Time	49	-	57	-	64	-	ns	8
44	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
46	tRPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	
47	tCPT	CAS Precharge Time (CBR Counter Test)	20	-	25	-	25	-	ns	
48	tROH	RAS Hold Time Referenced to $\overline{OE}$	10	-	10	-	10	-	ns	
49	tOEA	OE Access Time	-	15	-	18	-	20	ns	
50	tOED	OE to Data Delay	15	-	18	-	20	-	ns	
51	tOEZ	Output Buffer Turn Off Delay Time from $\overline{OE}$	3	15	3	18	3	20		5
52	tOEH	OE Command Hold Time	15	-	18	-	20	-	ns	
53	tCPWD	$\overline{WE}$ Delay Time from CAS Precharge	54	-	62	-	69	-	ns	8
54	tRHCP	RAS Hold Time from CAS Precharge	35	-	40	-	45	-	ns	
55	tWRP	$\overline{WE}$ to RAS Precharge Time (CBR Cycle)	10	-	10	-	10	-	ns	
56	tWRH	$\overline{WE}$ to RAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
57	tWTS	Write Command Set-up Time (Test Mode In)	10	-	10	-	10	-	ns	
58	tWTH	Write Command Hold-up Time (Test Mode In)	10	-	10	-	10	-	ns	
59	tRASS	RAS Pulse Width (Self Refresh Cycle)	100	-	100	-	100	-	ns	
60	tRPS	RAS Precharge Time (Self Refresh Cycle)	90	-	110	-	130	-	ns	
61	tCHS	CAS Hold Time (Self Refresh Cycle)	-50	-	-50	-	-50	-	ns	
62	tDOH	Output Data Hold Time	5	-	5	-	5	-	ns	
63	tREZ	Output Buffer Turn Off Delay Time from RAS	3	15	3	18	3	20	ns	5
64	tWEZ	Output Buffer Turn Off Delay Time from $\overline{WE}$	3	15	3	18	3	20	ns	5
65	tWED	$\overline{WE}$ to Data Delay Time	15	-	18	-	20	-	ns	
66	tOEP	OE High Pulse Width	5	-	8	-	10	-	ns	
67	tWPE	$\overline{WE}$ Pulse Width (EDO Cycle)	5	-	8	-	10	-	ns	
68	tOCH	OE to CAS Hold Time	0	-	0	-	0	-	ns	
69	tCHO	CAS Hold Time to $\overline{OE}$	5	-	8	-	10	-	ns	

AC CHARACTERISTICS IN TEST MODE

NOTE 13

#	SYMBOL	PARAMETER	HY51V16404BJT/R/SLJ/SLT/SLR						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	115	-	135	-	155	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	160	-	185	-	215	-	ns	
3	tPC	Rast Page Mode Cycle Time	30	-	35	-	40	-	ns	
4	tHPRWC	Fast Page Mode Read-Modify-Write Cycle Time	80	-	90	-	100	-	ns	
5	tRAC	Access Time from $\overline{\text{RAS}}$	-	65	-	75	-	85	ns	4,9,10
6	tCAC	Access Time from $\overline{\text{CAS}}$	-	20	-	23	-	25	ns	4,9
7	tAA	Access Time from Column Address	-	35	-	40	-	45	ns	4,10
8	tCPA	Access Time from $\overline{\text{CAS}}$ Precharge	-	40	-	45	-	50	ns	4
13	tRAS	$\overline{\text{RAS}}$ Pulse Width	65	10K	75	10K	85	10K	ns	
14	tRASP	$\overline{\text{RAS}}$ Pulse Width (EDO Mode)	65	200K	75	200K	85	200K	ns	
15	tRSH	$\overline{\text{RAS}}$ Hold Time	20	-	25	-	45	-	ns	
16	tCSH	$\overline{\text{CAS}}$ Hold Time	50	-	55	-	50	-	ns	
17	tCAS	$\overline{\text{CAS}}$ Pulse Width	20	10K	23	10K	23	10K	ns	
27	tRAL	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	40	-	ns	
41	tCWD	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	45	-	50	-	23	-	ns	8
42	tRWD	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	90	-	100	-	75	-	ns	8
43	tAWD	Column Address to $\overline{\text{WE}}$ Delay Time	60	-	65	-	40	-	ns	8
49	tOEA	$\overline{\text{OE}}$ Access Time	-	20	-	23	-	25	ns	
50	tOED	$\overline{\text{OE}}$ to Data Delay	20	-	23	-	25	-	ns	
52	tOEH	$\overline{\text{OE}}$ Command Hold Time	20	-	23	-	25	-	ns	

NOTE:

1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. If $\overline{\text{RAS}}=\text{Vss}$ during power-up, the device could begin an active cycle. This condition results in higher current than necessary current which is demanded from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid Vih in order to minimize the power-up current.
3. Vih (min.) and Vil (max.) are reference levels for measuring timing of input signals. Also transition times are measured between Vih and Vil (max.), and are assumed to be 5ns for all inputs except for tHPC and tHPRWC .
4. Measured with a load equivalent to 100pF and $\text{VOH}=2.0\text{V}$ ($\text{IOUT}=2\text{mA}$), $\text{VOL}=0.8\text{V}$ ($\text{IOUT}=2\text{mA}$).
5. $\text{tCEZ}(\text{max.})$, $\text{tDEZ}(\text{max.})$, $\text{tREZ}(\text{max.})$ and $\text{tWEZ}(\text{max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
6. Either trCH or trRH must be satisfied for a read cycle.
7. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.
8. twCS , trWD , tcWD , tAWD and tcpWD are not restrictive operating parameters. They are included in the data sheet as electrical parameters only. If $\text{twCS} \geq \text{twCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If $\text{trWD} \geq \text{trWD}(\text{min.})$, $\text{tcWD} \geq \text{tcWD}(\text{min.})$, $\text{tAWD} \geq \text{tAWD}(\text{min.})$, and $\text{tcpWD} \geq \text{tcpWD}(\text{min.})$, the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
9. Operation within the $\text{trCD}(\text{max.})$ limit insures that $\text{trAC}(\text{max.})$ can be met. $\text{trCD}(\text{max.})$ is specified as a reference point only. If trCD is greater than the specified $\text{trCD}(\text{max.})$ limit, then access time is controlled by tCAC .
10. Operation within the $\text{trAD}(\text{max.})$ limit insures that $\text{trAC}(\text{max.})$ can be met. $\text{trAD}(\text{max.})$ is specified as a reference point only. If trAD is greater than the specified $\text{trAD}(\text{max.})$ limit, then access time is controlled by tAA .
11. $\text{tREF}(\text{max.})=256\text{ms}$ is applied to SL-Parts.
12. A burst of 4096 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles must be executed within 64ms (256ms for SL-part) after exiting self refresh.
13. These specifications are applied to the Test Mode.
14. If $\overline{\text{RAS}}$ goes high before $\overline{\text{CAS}}$ high going, the open circuit condition is achieved by $\overline{\text{CAS}}$ high going. If $\overline{\text{CAS}}$ goes high before $\overline{\text{RAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{RAS}}$ high going.
15. $\text{tASC} \geq \text{tcp}(\text{min.})$, Assume $\text{tt}=2\text{ns}$.


CAPACITANCE

($\text{TA}=25^\circ\text{C}$, $\text{Vcc}=3.3\text{V}\pm 10\%$, $\text{Vss}=0\text{V}$, $\text{f}=1\text{MHz}$, unless otherwise noted.)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A11)	-	5	pF
CIN2	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	-	7	pF
CDQ	Data Input/Output Capacitance (DQ0-3)	-	7	pF

TIMING DIAGRAM


READ CYCLE




EARLY WRITE CYCLE



WRITE CYCLE ($\overline{OE}$ CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




The timing diagram illustrates the relationship between several control and data signals for the 64K1601 memory device. The signals shown are RAS, CAS, AO-11, WE, OE, and DQ0-3. The diagram includes various timing parameters such as $t_{RASP}(14)$, $t_{RCD}(18)$, $t_{CAS}(17)$, $t_{RCH}(15)$, $t_{RCP}(20)$, $t_{RAD}(19)$, $t_{ASO}(24)$, $t_{CAH}(25)$, $t_{IOWL}(39)$, $t_{IOWH}(31)$, $t_{IOWP}(33)$, $t_{MCS}(40)$, $t_{IOEH}(52)$, $t_{IOED}(50)$, $t_{DS}(36)$, and $t_{DH}(37)$. The diagram shows the sequence of operations including Row Address Strobe (RAS), Column Address Strobe (CAS), Row Address Output (AO-11), Write Enable (WE), Output Enable (OE), and Data Output (DQ0-3).

EDO MODE READ-MODIFY-WRITE CYCLE



EDO MODE READ AND WRITE MIXED CYCLE



Timing diagram for the 28C01 showing RAS, CAS, and AD-11 signals. The diagram illustrates the relationship between RAS, CAS, and the data bus (AD-11) during a memory access cycle. Key timing parameters are labeled: RAS(1), RAS(19), RAS(20), RAS(45), CAS(22), CAS(23), and CAS(45). The AD-11 signal is shown as a bus with a shaded area indicating the data bus state. A note at the bottom states: NOTE: OE and WE = 'H' or 'L'.

The timing diagram illustrates the relationship between the RAS, CAS, and WE control signals and the data bus DQ0-3. The signals are shown as digital waveforms with specific timing parameters labeled:


- RAS:** RAS Valid (RPV(12)), RAS to Data Setup (RASN(13)), RAS to Data Hold (RQH(12)).
- CAS:** CAS Valid (CPV(45)), CAS to Data Setup (CSRN(45)), CAS to Data Hold (CHN(45)).
- WE:** Write Enable Valid (WVP(55)), Write Enable to Data Setup (WRN(55)).
- DQ0-3:** Data Valid (DOV(10)), Data Invalid (DOI(10)).

NOTE: A0 - 11 and OE = "H" or "L"


The timing diagram illustrates the relationship between several control and data signals for the 64160 device. The signals and their timing parameters are as follows:

- RAS**: Row Address Strobe. Parameters include $t_{RAS}(13)$, $t_{RC}(1)$, $t_{RP}(12)$, $t_{ICP}(20)$, $t_{ICD}(18)$, $t_{FSH}(15)$, $t_{ICRH}(45)$, and $t_{ICRP}(20)$.
- CAS**: Column Address Strobe. Parameters include $t_{RAD}(19)$, $t_{AR}(26)$, $t_{ASC}(24)$, $t_{ICAH}(25)$, and $t_{RAL}(27)$.
- A0-11**: Address bus. Shows **ROW** and **COLUMN** phases. Parameters include $t_{ASRP}(22)$, $t_{FCS}(28)$, $t_{IFH}(30)$, $t_{WRP}(55)$, and $t_{WRH}(55)$.
- WE**: Write Enable. Parameters include $t_{IAA}(7)$, $t_{ICAC}(8)$, and $t_{ICEA}(49)$.
- OE**: Output Enable. Parameters include $t_{ICL}(26)$, $t_{ICAZ}(19)$, and $t_{ICEZ}(61)$.
- D00-3**: Data bus. Shows **VALID DATA OUT** and **HIGH-Z** states.

HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS SELF REFRESH CYCLE



NOTE : A0 - 11, $\overline{OE}$ and $\overline{WE}$ = "H" or "L"


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




TEST MODE

The HY51V16404B is a DRAM organized 4,194,304 x 4-bit. It is internally organized 1,048,576x16-bit. In Test Mode, data are written into 16 sectors (Each is composed of 1M bits) in parallel and retrieved the same way. Column address A0 and A1 are not used. If upon reading, 4-bit data from 4 sectors connected to one DQ pin are equal(all "1"s or "0"s), the DQ pin indicates a "1". If they are not equal, the DQ pin indicates a "0". Belowing as if it were a 1M x 4 DRAM. WE, CAS-before-RAS cycle (Test Mode In Cycle) puts the HY51V16404B into Test Mode and CAS-before-RAS or RAS-only refresh cycle puts it back into Normal Mode. In Test Mode, WE, CAS-before-RAS cycle shall be used for the refresh operation. The Test Mode function reduces test time(1/4 in case of N test pattern).

TEST MODE IN CYCLE




BLOCK DIAGRAM IN TEST MODE





PACKAGE INFORMATION


300 mil 24/26 pin Small Outline J-form Package (J)





UNIT : INCH(mm)



300 mil 24/26 pin Thin Small Outline Package (T) (R)



UNIT : INCH(mm)



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE
HY51V16404BJ	60/70/80		SOJ
HY51V16404BSLJ	60/70/80	SL-part	SOJ
HY51V16404BT	60/70/80		SOJ
HY51V16404BSLT	60/70/80	SL-part	TSOP-II
HY51V16404BR	60/70/80		TSOP-II(R)
HY51V16404BSLR	60/70/80	SL-part	TSOP-II(R)