

PowerPC 403GCX Embedded Controller

Highly integrated, low cost, and easily upgradeable

Highlights

Bus Interface

- Bus compatible with 403GA, 403GB and 403GC
- Direct-connect peripheral/SRAM/ROM and DRAM interfaces
- Support for 8-, 16- and 32-bit devices
- Addressing for 512MB of main storage
- External bus master support
- IEEE 1149.1 (JTAG) compatible interface, for test, debug and real-time trace support
- DRAM Controller supports EDO DRAM
- Data bus parity on per byte basis
- New programmable bus modes

DMA Controller

- Four independent DMA channels
- Buffered, fly-by, memory-to-memory, and burst modes
- Programmable for 8-, 16- and 32-bit transfers
- Data chaining

Interrupt Controller

- Low latency interrupt handling (three cycles typical)
- Six external interrupt inputs (five regular, one critical)
- Dual level interrupt structure for robust debug

Power Management Capability

- Dynamic power management and stand-by mode
- Support for connections to 3.3V and 5V peripherals

Instruction Fetch, Branch and Dispatch Unit

- Four instruction prefetch queue
- Branch folding and static branch prediction
- Dispatches up to two instructions per cycle

Memory Management Unit

- MMU is precache (cache tags are physical addresses)
- 8 page sizes (1K-16M by powers of 4) for efficient system memory use
- 64 entry fully associative TLB with software replacement
- 16 protection zones

Instruction and Data Caches

- Separate caches: 16KB Instruction, 8KB Data
- Two-way set-associative
- Fetch-thru instruction cache
- Write-back data cache

Timers

- 64-bit time base
- 32-bit programmable interval timer
- Fixed interval timer for system maintenance
- Watchdog timer for system error recovery

Serial Port

- RS-232 serial communications
- Programmable to 1.5 Mb/s

Product Description

The PowerPC 403GCX* 32-bit RISC embedded controller is a clock-doubled design and is pin-compatible with the 403GA and 403GC. This provides an easy upgrade path when extra performance is needed.

The 403GCX processor core is tightly coupled to the internal 16KB instruction and 8KB data caches, reducing overhead for data transfers to and from main storage. Instruction queue logic minimizes pipeline stalls by managing branch prediction, branch folding and instruction prefetching. The high-speed multiplier can significantly improve application performance.

PowerPC 403GCX power consumption is minimized by a custom-designed low-power circuit library, 3.3V operation, and dynamic clocking. It is binary compatible with all IBM PowerPC microprocessors and embedded controllers.

The 403GCX includes an integrated MMU featuring a fully associative TLB. Each entry provides a translation for a memory page, which can be one of several sizes. TLB replacement is managed by software, which can employ the optimum replacement strategy for a particular application.




PowerPC 403GCX Specifications

Technology	0.45 μ m CMOS, 3 metal levels
Number of Transistors	1.82 million
Max Case Temp. Range	- 40°C to 85°C
Signal I/Os	126
Power Supply	3.3V \pm 5% (supports 5V I/Os)
Performance	112 MIPS (Dhrystone 2.1) @ 80MHz
Power Dissipation ^{TC}	340 mW @ 50MHz 420 mW @ 66MHz 510 mW @ 80MHz
Packaging	160-pin plastic quad flat pack 160-pin plastic ball grid array
Frequency (CPU / Bus)	50/25MHz 66/33MHz 80/40MHz

^{TC} Typical conditions (3.3V, 55°C, nominal silicon)

The PowerPC 403GCX is supported by IBM and over 75 select third-party vendors in the PowerPC Embedded Tools[®] program, offering a full range of embedded development tools, including compilers, debuggers, real-time operating systems, emulators, logic analyzers, and evaluation boards.



© International Business Machines Corporation 1998
Printed in the United States of America
2-98

All Rights Reserved

* Indicates a trademark or registered trademark of the International Business Machines Corporation.

The information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not effect or change IBM's product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All the information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for any damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division
1580 Route 52, Bldg. 502
Hopewell Junction, NY
12533-6531

The IBM home page can be found at:
<http://www.ibm.com>

The IBM Microelectronics home page can be found at:
<http://www.chips.ibm.com>



GK10-3097-01