# APEX

# **PULSE WIDTH MODULATION AMPLIFIER**

# **SA56**

HTTP://WWW.APEXMICROTECH.COM (800) 546-APEX (800) 546-2739

# **FEATURES**

- DELIVERS UP TO 5A CONTINUOUS OUTPUT
- OPERATES AT SUPPLY VOLTAGES UP TO 60V
- TTL AND CMOS COMPATIBLE INPUTS
- NO "SHOOT-THROUGH" CURRENT
- THERMAL SHUTDOWN (OUTPUTS OFF) AT 160°C
- SHORTED LOAD PROTECTION (to VS or PGND or SHORTED LOAD)
- NO BOOTSTRAP CAPACITORS REQUIRED
- PROGRAMMABLE ONBOARD PWM

# **APPLICATIONS**

- DC MOTOR DRIVES
- POSITION AND VELOCITY SERVOMECHANISMS
- FACTORY AUTOMATION ROBOTS
- NUMERICALLY CONTROLLED MACHINERY
- COMPUTER PRINTERS AND PLOTTERS
- AUDIO AMPLIFICATION




23 PIN SIP PACKAGE STYLE EX

# **DESCRIPTION**

The SA56 is a 5A PWM Amplifier designed for motion control applications. The device is built using a multi-technology process which combines bipolar and CMOS control circuitry with DMOS power devices in the same monolithic structure. Ideal for driving DC and stepper motors; the SA56 accommodates peak output currents up to 10A. An innovative circuit which facilitates low-loss sensing of the output current has been implemented. On board PWM oscillator and comparator are used to convert an analog signal into PWM direction and magnitude for motor control applications, or to amplify audio signals using class D amplification.

## FIGURE 1. BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS **SPECIFICATIONS** 

# **SA56**


ABSOLUTE MAXIMUM RATINGS	SUPPLY VOLTAGE, V <sub>DD</sub>	5.5V	
	SUPPLY VOLTAGE, V <sub>S</sub>	60V	
	PEAK OUTPUT CURRENT (100mS)	10A	
	CONTINUOUS OUTPUT CURRENT	5A	
	POWER DISSIPATION	TBD	
	POWER DISSIPATION ( $T_A = 25^{\circ}$ C, Free Air)	3W	
	JUNCTION TEMPERATURE, T	150°C	

ESD SUSCEPTIBILITY (Logic Signals Only) 1500V STORAGE TEMPERATURE,  $T_{\rm STG}$  LEAD TEMPERATURE (Soldering, 10 sec.) -40°C to +150°C 300°C JUNCTION TEMPERATURE, T<sub>J</sub> -40°C to +150°C


# **SPECIFICATIONS**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>S</sub> VDD SWITCH ON RESISTANCE, R <sub>DS</sub> (ON)	Output Current = 5A	12 4.5	0.25	60 5.5 0.6	V V Ω
N-Channel SWITCH ON RESISTANCE, R <sub>DS</sub> (ON)	Output Current = 5A		0.3	0.6	Ω
P-Channel CLAMP DIODE FORWARD DROP, V <sub>CLAMP</sub> LOGIC LOW INPUT VOLTAGE, V <sub>IL</sub>	Clamp Current = 5A	-0.5	1.43	TBD 0.8	V V
LOGIC LOW INPUT CURRENT, $\mathbf{I}_{\rm IL}$ LOGIC HIGH INPUT VOLTAGE, $\mathbf{V}_{\rm IH}$	V <sub>IN</sub> = -0.1V	-10 2		+10 V <sub>DD</sub>	μA V
LOGIC HIGH INPUT CURRENT, I <sub>IH</sub> CURRENT SENSE OUTPUT CURRENT SENSE LINEARITY	$\begin{split} &V_{\text{IN}} = 5.5V \\ &I_{\text{OUT}} = 1A \\ &I_{\text{OUT}} = 5A \\ &1A \leq I_{\text{OUT}} \leq 5A \\ &100 \text{ mA} \leq I_{\text{OUT}} \leq 5A \\ &5A \leq I_{\text{OUT}} \leq 10A \text{ (Peak Currents only)} \end{split}$	-10	300 1.3 ±1	10 350 1.5 ±5 ±8 ±8	μΑ μΑ mA % %
SHUTDOWN TEMPERATURE, T <sub>JSD</sub> QUIESCENT SUPPLY CURRENT, I <sub>S</sub> QUIESCENT SUPPLY CURRENT, I <sub>DD</sub> OUTPUT TURN-ON DELAY TIME, t <sub>Don</sub> OUTPUT TURN-ON SWITCHING TIME, t <sub>on</sub> OUTPUT TURN-OFF DELAY TIMES, t <sub>Doff</sub>	Outputs Turn OFF  No Load, $F_{SW} = 23 \text{KHz} 50\%$ DUC  No Load, $F_{SW} = 23 \text{KHz} 50\%$ DUC  Sourcing Outputs, $I_{OUT} = 1 \text{A}$ Sinking Outputs, $I_{OUT} = 1 \text{A}$ Sourcing Outputs, $I_{OUT} = 1 \text{A}$ Sinking Outputs, $I_{OUT} = 1 \text{A}$		160 12 6 61 66 51 51 59	TBD 15	°C mA mA ns ns ns ns
OUTPUT TURN-OFF SWITCHING TIME, $t_{\text{off}}$ MINIMUM INPUT PULSE WIDTH, $t_{\text{p}}$ (DIGITAL MODE)	Sourcing Outputs, I <sub>OUT</sub> = 1A Sinking Outputs, I <sub>OUT</sub> = 1A		70 70 100		ns ns ns
PWM FREQUENCY (DIGITAL MODE)				500	KHz
REFERENCE VOLTAGE		2.4	2.5	2.6	V
Vref OUTPUT CURRENT (Vref 2.5V)	Source Only, No current sink capability			1	mA
ANALOG INPUT RANGE FOR	Load Current = 400µA	1		4	V
FULL MODULATION HIGH CURRENT SHUTDOWN RESPONSE	Output shorted (No bypass capacitor at SCin pin)		250	800	ns

NOTE: These specifications apply for  $V_S = 50V$  and  $V_{DD} = 5V$  at  $25^{\circ}C$ , unless otherwise specified.



# **SA56**



OPERATING CONSIDERATIONS SA56

7

8

9,10

11

12

TLIM

GND(Sig)

**FAULT** 

**CPWM** 

Temperature limit, CMOS. This pin can

be used as a flag for an overtemperature

condition. Under normal operation this

pin will be logic low. When junction tem-

perature exceeds approximately 160°C

this pin will change to logic high and

the output will be latched off. Ground-

ing this pin disables over temperature

protection. This pin should be left open

if over temperature protection is desired

mable current limit. A current propor-

tional to output current is sourced by

this pin. Typically this pin is connected

to a resistor for programmable current

Ground connection for all internal digital

Protection circuit flag output, CMOS.

The fault pin will be logic high when the

output MOSFETs have been automati-

cally latched off because of a short circuit

or over temperature condition. This pin

An external timing capacitor is connected

to this pin to set the frequency of the

limit or transconductance operation.

and low current analog circuitry.

should be left open if not used.

but the flag is not used.

ISEN//ILIM Current Sense output and program-

#### **GENERAL**

Please read Application Note 1 "General Operating Considerations" which covers stability, power supplies, heat sinking, mounting, and specification interpretation. Visit www.apexmicrotech.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit, heat sink selection, Apex's complete Application Notes library, Technical Seminar Workbook and Evaluation Kits.

#### **GROUND PINS**

There are 4 GND pins. Pins 9 & 10 are for input signal GND and pins 1 and 23 are for power gnd.

#### POWER SUPPLY BYPASSING

Bypass capacitors to power supply terminals Vs and  $V_{DD}$  must be connected physically close to the pins to prevent erratic, low efficiency operation and excessive ringing at the outputs. Electrolytic capacitors, at least 10 $\mu$ F per output amp, are required for suppressing Vs to PGND noise. High quality ceramic capacitors (X7R) 1 $\mu$ F or greater should also be used. Only capacitors rated for switching applications should be considered.

The bypass capacitors must be located as close to the power supply pins as possible (due to the very fast switching times of the outputs, the inductance of 1 inch of circuit trace could cause noticeable degradation in performance). The bypassing requirements of  $V_{DD}$  are less stringent, but still necessary. A 0.1 $\mu$ F to 0.47 $\mu$ F capacitor connected directly between the  $V_{DD}$  and GND (SIG) pins will suffice

	capacitor connected directly between the pins will suffice.	internal oscillator and ramp generator for analog control mode. The capaci-		
PIN DESCRIP	TIONS			tor value (pF) = $4.05 \times 10^7 / F_{SW}$ , where
Pin # Nam 1,23 PGN				F <sub>SW</sub> = the desired switching frequency. This pin is grounded for digital control mode.
2,3 Bout	Half bridge output B	13,14	VDD	5V supply for input logic and low voltage analog circuitry.
4,5,19,20 VS 6 SCir	can be used as a flag for a short	cir-	VREF	Reference voltage. Can be used at low current for biasing analog loop circuits.
	cuit condition. Under normal opera this pin will be logic low. When a s circuit is detected, or output cur exceeds approximately 10A, this will change to logic high and the ou	hort rent pin tput	DIR	Direction logic input, CMOS/TTL. Determines the active output MOSFETs in two quadrant digital control mode. This pin should be grounded for analog control mode.
	will be latched off. Grounding this disables short circuit protection. pin should be left open if short ci	This cuit	PWM	CMOS/TTL input for digital PWM control, or 1-4V analog input for duty cycle control in analog control mode.
	protection is desired but the flag is used. Short circuit protection funct independently of programmable cullimit (ISEN). It is nessesary to by the SCin pin with a 14-47pF cera capacitor. This capacitor will add a lay to the short circuit response bu device will still be able to protect i against short circuit and over curre	ons rent ass mic de- the self 21.22	DISABLE Aout	Disable logic input, CMOS/TTL. Logic low on this pin allows the SA56 to function normally. When pulled to logic high, all four output MOSFETs are disabled. Pulling this pin high, then low will reset a latched fault condition caused by a short circuit or over temperature fault. Half bridge output A

SA56 OPERATING CONSIDERATIONS

#### **MODES OF OPERATION**

The following chart shows the four modes of operation.

Mode	CPWM	PWM	DIR	Aout	Bout
2 Quad Digital	GND	Modu- lation In	High	High	PWM
2 Quad Digital	GND	Modu- lation In	Low	PWM	High
4 Quad Digital	GND	High	Modu- lated In	DIR	DIR
4 Quad Analog	Add Cap. to set Fre- quency	Drive with analog signal	Not used but GND	Greater than 50% high for a low input	Greater than 50% high for a high input

## **ANALOG INPUT OPERATION**

The SA56 can operate with analog or digital inputs. In the analog mode, the capacitor from CPWM to GND (SIG) sets the frequency of an internal triangular ramp signal. An analog input at the PWM pin is compared to the ramp to generate the duty cycle of the output. In Analog mode, the digital input on the DIR pin is ignored, though this pin should never be left floating.




FIGURE 2. ANALOG INPUT OPERATION

# **OPERATING WITH DIGITAL INPUTS**

Two and 4 quadrant operation are possible with the SA56 when driven with a digital PWM signal from a microcontroller or DSP. When using a digital modulation signal, tie the CPWM pin to GND to disable the internal oscillator and ramp generator.

When operating in the digital mode, pulse widths should be no less than 100ns and the switching frequency should remain less than 500KHz. This will allow enough time for the output MOSFETs to reach their full on/off state before receiving a command to reverse state.

## 2 QUADRANT DIGITAL MODE

For sign/magnitude (2 quadrant) operation, two digital input signals are required. A digital PWM signal to the PWM pin can control the output duty cycle at one output pin with the other output pin held "HIGH". The digital input on the DIR pin will control direction by selecting the outputs that switch according to the PWM input. If DIR is a logic "HIGH", the A output will be held "HIGH" and the B output will be switched as the inverse of the PWM input signal. If DIR is logic "LOW", the B output will be held "HIGH" and the A output will be switched. Operating in 2 quadrant mode reduces switching noise and power dissipation, but limits the control of the motor at very low speed.

A braking function can be achieved by holding the PWM input "LOW", which will turn both of the upper MOSFETs on, rapidly reducing the circulating current of the motor winding.




FIGURE 3. 2 QUADRANT DIGITAL MODE

# **4 QUADRANT DIGITAL MODE**

During 4 quadrant operation a single digital PWM input includes magnitude and direction information. The digital PWM input signal is applied to the DIR pin and the PWM/INPUT pin is tied to "HIGH". Both pairs of output MOSFETs will switch in a locked anti-phase fashion from 0-100% duty cycle. With a 50% duty cycle the average voltage of each output will be half of Vs, and the differential voltage applied to the load will be zero. Four quadrant operation allows smooth transitions through zero current for position servos and low speed applications. Power dissipation is slightly higher since all four output MOSFETs switch every cycle.




FIGURE 4. 4 QUADRANT DIGITAL MODE

OPERATING CONSIDERATIONS SA56

#### PROTECTION CIRCUITS

Thermal and short circuit protection are included in the SA56 to prevent damage during fault conditions. High current protection circuits will sense a direct short from either output to GND or Vs as well as across the load. The thermal protection will engage when the temperature of the MOSFETs reach approximately 160°C. The FAULT output pin will go "HIGH" if either protection circuits engages and will place all MOSFETs in the "OFF" state (high impedance output). The SC or  $T_{\rm LIM}$  output will also go "HIGH", to indicate which of the protection features has been triggered. The fault going high disables the 4 output transistors. To reset the fault condition, cycle the  $V_{\rm DD}$  power or bring the DISABLE pin "HIGH" then "LOW".

The most severe condition for any power device is a direct, hard-wired ("screwdriver") short from an output to ground. While the short circuit protection will latch the output MOSFETs within 250ns (typical) the die and package may be required to dissipate up to 600 Watts of power until the protection is engaged. This energy can be destructive, particularly at higher operating voltages, so good thermal design is critical if such fault tolerance is required of the system.

## PROGRAMMABLE CURRENT LIMIT

The ISEN pin sources a current proportional to the forward output current of the active P channel output MOSFET. The proportionality is  $300\mu\text{A}$  (nom) per ampere of output current. The ISEN output is blocked during the switching transitions when current spikes can be significant.

To create a programmable current limit, connect a resistor from ISEN out to GND. When the voltage across this resistor exceeds internally generated 2.75V threshold, all 4 output MOSFETs will be turned off for the remainder of the switching cycle. A  $2.75K\Omega$  resistor will set the current limit to approximately 5 Amps.

The ISEN output can also be used for maintaining a current control loop in torque motor applications.

# **CURRENT SENSE LINEARITY CALCULATION**

The current sense linearity is calculated using the method described below:

- a) Define straight line (y = mx + c) joining the two end data points where, m is the slope and c is the offset or zero crossover. Calculate the slope m and offset c using the extreme data points. Assume Isense in the y axis and Iload in the x axis.
- b) Calculate linear Isense (or ideal Isense value, IS<sub>IDEAL</sub>) using the straight line equation derived in step (a) for the Iload data points.
- c) Determine deviation from linear Isense (step (b)) and actual measured Isense value ( ${\rm IS_{ACTUAL}}$ ) as shown below:

#### IC REV C ERRATA INFORMATION

This document describes the errata information for SA56 rev C full H-Bridge DC motor driver. Rev C parts can be identified by date code 0206 marked on the EX package.

Errata Number and Date	Description	Impact
1 Dated: 3/3/06	TLIM pin: This pin is modified to serve as a flag for any fault occur- rence including short-circuit, over current and over tem- perature.	Impact: Grounding the TLIM pin disables all fault protection mechanisms in the SA56 including SC, over current and over temp. This pin should be left floating at all times unless the user desires to disable all protection mechanisms.

Note: The errata items described in the table above are strictly for beta samples and will be rectified to conform to SA56U specifications for the production parts.