


### DESCRIPTION:


The DPS1MX8MKN3 High Speed SRAM "STACK" devices are a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate having side-brazed leads. The device packs 8-Megabits of low-power CMOS static RAM in a 600-mil-wide, 32-pin dual-in-line package.

The DPS1MX8MKN3 STACK devices contain two 512K x 8 SRAM die, each packaged in a hermetically sealed SLCC, making the devices suitable for commercial, industrial and military applications.

By using SLCCs, the "Stack" family of devices offer a higher board density of memory than available with conventional through-hole, surface mount or hybrid techniques.



### FUNCTIONAL BLOCK DIAGRAM



### FEATURES:


- Organizations Available: 1Meg x 8
- Access Times: 20\*, 25, 30, 35, 45ns
- Fully Static Operation
  - No clock or refresh required
- Single +5V Power Supply,  $\pm 10\%$  Tolerance
- TTL Compatible
- Common Data Inputs and Outputs
- Low Data Retention Voltage: 2.0V min.
- Package Available: 32 Pin DIP

\* Commercial and Industrial Grade only.

### PIN NAMES

| A0 - A18                         | Address Inputs    |
|----------------------------------|-------------------|
| I/O0 - I/O7                      | Data Input/Output |
| $\overline{CE}0, \overline{CE}1$ | Low Chip Enables  |
| WE                               | Write Enable      |
| VDD                              | Power (+5V)       |
| VSS                              | Ground            |

### PIN-OUT DIAGRAM



| TRUTH TABLE  |                 |                 |         |                |
|--------------|-----------------|-----------------|---------|----------------|
| Mode         | $\overline{CE}$ | $\overline{WE}$ | I/O Pin | Supply Current |
| Not Selected | H               | X               | High-Z  | Standby        |
| Read         | L               | H               | DOUT    | Active         |
| Write        | L               | L               | DIN     | Active         |

H = HIGH      L = LOW      X = Don't Care

| ABSOLUTE MAXIMUM RATINGS <sup>3</sup> |                                   |                               |      |
|---------------------------------------|-----------------------------------|-------------------------------|------|
| Symbol                                | Parameter                         | Value                         | Unit |
| T <sub>STC</sub>                      | Storage Temperature               | -65 to +150                   | °C   |
| T <sub>BIAS</sub>                     | Temperature Under Bias            | -55 to +125                   | °C   |
| V <sub>DD</sub>                       | Supply Voltage <sup>1</sup>       | -0.5 to +7.0                  | °C   |
| V <sub>I/O</sub>                      | Input/Output Voltage <sup>1</sup> | -0.5 to V <sub>DD</sub> + 0.5 | V    |

| CAPACITANCE <sup>4</sup> : T <sub>A</sub> = 25°C, F = 1.0MHz |                   |      |      |                                   |
|--------------------------------------------------------------|-------------------|------|------|-----------------------------------|
| Symbol                                                       | Parameter         | Max. | Unit | Condition                         |
| C <sub>ADR</sub>                                             | Address Input     | 18   | pF   | V <sub>IN</sub> <sup>2</sup> = 0V |
| C <sub>CE</sub>                                              | Chip Enable       | 12   |      |                                   |
| C <sub>WE</sub>                                              | Write Enable      | 18   |      |                                   |
| C <sub>I/O</sub>                                             | Data Input/Output | 22   |      |                                   |

| DC OUTPUT CHARACTERISTICS |              |                          |      |      |      |
|---------------------------|--------------|--------------------------|------|------|------|
| Symbol                    | Parameter    | Conditions               | Min. | Max. | Unit |
| V <sub>OH</sub>           | HIGH Voltage | I <sub>OH</sub> = -4.0mA | 2.4  |      | V    |
| V <sub>OL</sub>           | LOW Voltage  | I <sub>OL</sub> = 8.0mA  |      | 0.4  | V    |

| DC OPERATING CHARACTERISTICS: Over operating ranges |                                      |                                                                                              |          |      |      |      |      |      |      |      |
|-----------------------------------------------------|--------------------------------------|----------------------------------------------------------------------------------------------|----------|------|------|------|------|------|------|------|
| Symbol                                              | Characteristics                      | Test Conditions                                                                              | Typ. (†) | C    |      | I    |      | M/B  |      | Unit |
|                                                     |                                      |                                                                                              |          | Min. | Max. | Min. | Max. | Min. | Max. |      |
| I <sub>IN</sub>                                     | Input Leakage Current                | V <sub>IN</sub> = 0V to V <sub>DD</sub>                                                      | -        | -10  | +10  | -10  | +10  | -10  | +10  | µA   |
| I <sub>OUT</sub>                                    | Output Leakage Current               | V <sub>I/O</sub> = 0V to V <sub>DD</sub> ,<br>CE = V <sub>IH</sub> , or WE = V <sub>IL</sub> | -        | -20  | +20  | -20  | +20  | -20  | +20  | µA   |
| I <sub>CC</sub>                                     | Operating Supply Current             | Cycle = min., Duty = 100%<br>I <sub>OUT</sub> = 0mA                                          | 145      |      | 230  |      | 240  |      | 240  | mA   |
| I <sub>SB1</sub>                                    | Full Standby Supply Current          | V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V or<br>V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2V      | 2        |      | 20   |      | 20   |      | 30   | mA   |
| I <sub>SB2</sub>                                    | Standby Current (TTL)                | CE = V <sub>IH</sub>                                                                         | 40       |      | 120  |      | 120  |      | 120  | mA   |
| I <sub>DR3</sub>                                    | Data Retention Supply Current (3.0V) | V <sub>DR</sub> = 3V, CE ≥ V <sub>DR</sub> - 0.2V                                            | 300      |      | 1000 |      | 2000 |      | 4000 | µA   |
| I <sub>DR2</sub>                                    | Data Retention Supply Current (2.0V) | V <sub>DR</sub> = 2V, CE ≥ V <sub>DR</sub> - 0.2V                                            | 200      |      | 600  |      | 1600 |      | 3600 | µA   |
| V <sub>OL</sub>                                     | Output Low Voltage                   | I <sub>OUT</sub> = 8.0mA                                                                     | -        |      | 0.4  |      | 0.4  |      | 0.4  | V    |
| V <sub>OH</sub>                                     | Output High Voltage                  | I <sub>OUT</sub> = -4.0mA                                                                    | -        | 2.4  |      | 2.4  |      | 2.4  |      | V    |

† Typical measurements made at +25°C, Cycle = min., V<sub>DD</sub> = 5.0V.


| RECOMMENDED OPERATING RANGE <sup>3</sup> |                       |                   |      |                       |      |
|------------------------------------------|-----------------------|-------------------|------|-----------------------|------|
| Symbol                                   | Characteristic        | Min.              | Typ. | Max.                  | Unit |
| V <sub>DD</sub>                          | Supply Voltage        | 4.5               | 5.0  | 5.5                   | V    |
| V <sub>IH</sub>                          | Input HIGH Voltage    | 2.2               |      | V <sub>DD</sub> + 0.3 | V    |
| V <sub>IL</sub>                          | Input LOW Voltage     | -0.5 <sup>2</sup> |      | 0.8                   | V    |
| T <sub>A</sub>                           | Operating Temperature | M/B               | -55  | +25                   | +125 |
|                                          |                       | I                 | -40  | +25                   | +85  |
|                                          |                       | C                 | 0    | +25                   | +70  |

| AC TEST CONDITIONS                       |            |
|------------------------------------------|------------|
| Input Pulse Levels                       | 0V to 3.0V |
| Input Pulse Rise and Fall Times          | 5ns        |
| Input and Output Timing Reference Levels | 1.5V       |

| OUTPUT LOAD |                |                                                                 |
|-------------|----------------|-----------------------------------------------------------------|
| Load        | C <sub>L</sub> | Parameters Measured                                             |
| 1           | 100pF          | except t <sub>LZ</sub> , t <sub>HZ</sub> , and t <sub>WHZ</sub> |
| 2           | 5pF            | t <sub>LZ</sub> , t <sub>HZ</sub> , and t <sub>WHZ</sub>        |

Figure 1. Output Load

\* Including Probe and Jig Capacitance.




| Data Retention AC Characteristics <sup>8</sup> |                                     |                                    |      |      |      |      |
|------------------------------------------------|-------------------------------------|------------------------------------|------|------|------|------|
| Symbol                                         | Parameter                           | Test Conditions                    | Min. | Typ. | Max. | Unit |
| V <sub>DR</sub>                                | V <sub>DD</sub> for Data Retention  | $\overline{CE} \geq V_{DR} - 0.2V$ | 2.0  | -    | -    | V    |
| V <sub>CDR</sub>                               | Chip Disable to Data Retention Time | See Data Retention Waveform        | 0    | -    | -    | ns   |
| t <sub>R</sub>                                 | Operation Recovery Time             | See Data Retention Waveform        | 5    | -    | -    | ms   |



| AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges |                 |                                        |       |      |      |      |      |      |      |      |      |      |      |
|---------------------------------------------------------------------------------|-----------------|----------------------------------------|-------|------|------|------|------|------|------|------|------|------|------|
| No.                                                                             | Symbol          | Parameter                              | 20ns* |      | 25ns |      | 30ns |      | 35ns |      | 45ns |      | Unit |
|                                                                                 |                 |                                        | Min.  | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |      |
| 1                                                                               | t <sub>RC</sub> | Read Cycle Time                        | 20    |      | 25   |      | 30   |      | 35   |      | 45   |      | ns   |
| 2                                                                               | t <sub>AA</sub> | Address Access Time                    |       | 20   |      | 25   |      | 30   |      | 35   |      | 45   | ns   |
| 3                                                                               | t <sub>CO</sub> | CE to Output Valid                     |       | 20   |      | 25   |      | 30   |      | 35   |      | 45   | ns   |
| 4                                                                               | t <sub>LZ</sub> | CE to Output in LOW-Z <sup>4, 5</sup>  | 3     |      | 3    |      | 3    |      | 3    |      | 3    |      | ns   |
| 5                                                                               | t <sub>HZ</sub> | CE to Output in HIGH-Z <sup>4, 5</sup> |       | 8    |      | 10   |      | 15   |      | 20   |      | 25   | ns   |
| 6                                                                               | t <sub>OH</sub> | Output Hold from Address Change        | 4     |      | 5    |      | 5    |      | 5    |      | 5    |      | ns   |


| AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE <sup>6, 7</sup> : Over operating ranges |                  |                                                  |       |      |      |      |      |      |      |      |      |      |      |
|---------------------------------------------------------------------------------------------------|------------------|--------------------------------------------------|-------|------|------|------|------|------|------|------|------|------|------|
| No.                                                                                               | Symbol           | Parameter                                        | 20ns* |      | 25ns |      | 30ns |      | 35ns |      | 45ns |      | Unit |
|                                                                                                   |                  |                                                  | Min.  | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |      |
| 7                                                                                                 | t <sub>WC</sub>  | Write Cycle Time                                 | 20    |      | 25   |      | 30   |      | 35   |      | 45   |      | ns   |
| 8                                                                                                 | t <sub>AW</sub>  | Address Valid to End of Write                    | 13    |      | 15   |      | 20   |      | 25   |      | 35   |      | ns   |
| 9                                                                                                 | t <sub>CW</sub>  | Chip Enable to End of Write                      | 13    |      | 15   |      | 20   |      | 25   |      | 35   |      | ns   |
| 10                                                                                                | t <sub>AS</sub>  | Address Set-Up Time **                           | 0     |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 11                                                                                                | t <sub>WP</sub>  | Write Pulse Width                                | 13    |      | 15   |      | 20   |      | 25   |      | 35   |      | ns   |
| 12                                                                                                | t <sub>WR</sub>  | Write Recovery Time                              | 0     |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 13                                                                                                | t <sub>WHZ</sub> | Write Enable to Output in HIGH-Z <sup>4, 5</sup> | 0     | 8    | 0    | 10   | 0    | 12   | 0    | 15   | 0    | 20   | ns   |
| 14                                                                                                | t <sub>DW</sub>  | Data to Write Time Overlap                       | 9     |      | 10   |      | 12   |      | 15   |      | 20   |      | ns   |
| 15                                                                                                | t <sub>PH</sub>  | Data Hold from Write Time                        | 0     |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 16                                                                                                | t <sub>OW</sub>  | Output Active from End of Write                  | 3     |      | 3    |      | 3    |      | 3    |      | 3    |      | ns   |

\* Available in Commercial and Industrial Grade Only.


\*\* Valid for both Read and Write Cycles.





**NOTES:**


1. All voltages are with respect to  $V_{SS}$ .
2. -2.0V min. for pulse width less than 20ns ( $V_{IL}$  min. = -0.5V at DC level).
3. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of  $\pm 500$ mV from steady state voltage.
6. When  $\overline{CE}$  is LOW and  $\overline{WE}$  is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when  $\overline{WE}$  is LOW.
8.  $\overline{CE}$  and  $\overline{WE}$  can initiate and terminate WRITE Cycle.



**ORDERING INFORMATION**

| DP     | S    | 1M           | X     | 8            | MK    | N3      | -XX   | X     |                                  |
|--------|------|--------------|-------|--------------|-------|---------|-------|-------|----------------------------------|
| PREFIX | TYPE | MEMORY DEPTH | DESIG | MEMORY WIDTH | DESIG | PACKAGE | SPEED | GRADE |                                  |
|        |      |              |       |              |       |         |       |       | C COMMERCIAL 0°C to +70°C        |
|        |      |              |       |              |       |         |       |       | I INDUSTRIAL -40°C to +85°C      |
|        |      |              |       |              |       |         |       |       | M MILITARY -55°C to +125°C       |
|        |      |              |       |              |       |         |       |       | B MIL-PROCESSED -55°C to +125°C  |
|        |      |              |       |              |       |         | 20    | 20ns  | ("C" & "I" GRADE ONLY)           |
|        |      |              |       |              |       |         | 25    | 25ns  |                                  |
|        |      |              |       |              |       |         | 30    | 30ns  |                                  |
|        |      |              |       |              |       |         | 35    | 35ns  |                                  |
|        |      |              |       |              |       |         | 45    | 45ns  |                                  |
|        |      |              |       |              |       |         |       |       | CERAMIC DIP WITH STACK DEVICE    |
|        |      |              |       |              |       |         |       |       | 4 MEGABIT BASED / 52-PIN PACKAGE |
|        |      |              |       |              |       |         |       |       | MODULE WITHOUT SUPPORT LOGIC     |
|        |      |              |       |              |       |         |       |       | CMOS SRAM DEVICES                |

**MECHANICAL DRAWING**



**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way ♦ Garden Grove, California 92841-1431  
 (714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>