


Programmable Pulse Generator

SERIES: PPG-33
(3 Bit) TTL Interfaced

data delay devices, inc.



Features:

Precise pulse widths

■ 3-BIT address

■ 1 ns to 50 ns incremental steps

■ Trigger inherent delay (T_{DO}) $\left\{ \begin{array}{l} -8 \text{ ns for } \overline{\text{OUT}} \\ -6 \text{ ns for } \text{OUT} \end{array} \right.$

■ Inherent pulse width (PW_0) -10 ns typ.

■ Positive pulse triggered

■ 14 pins DIP package

■ Low profile

Specifications:

■ Input requirements: TTL logic, rising-edge triggered.

■ Input pulse width: 6 ns min.

■ Output fan-out: TTL Schottky loads.



■ Programmed pulse-width tolerance:
5% or 1 ns whichever is greater.

■ Supply voltage (V_{CC}): 5 Vdc $\pm$ 5%.

■ Operating temperature: 0°C to 70°C.

■ Temperature coefficient: 100 PPM/°C.

■ Power dissipation: 740 mw max.



TRUTH TABLE

Enable ($\bar{E}_0$)	Address (Bit No.)			Pulse Width Out	
	3	2	1		
0	0	0	0	T_0	1 = High 0 = Low $\emptyset$ = Don't care T_0 = Reference or inherent pulse width. T_1 to T_7 = Multiplier of pulse width.
0	0	0	1	T_1	
0	0	1	0	T_2	
0	0	1	1	T_3	
0	1	0	0	T_4	
0	1	0	1	T_5	
0	1	1	0	T_6	
0	1	1	1	T_7	
1	$\emptyset$	$\emptyset$	$\emptyset$	0	

Part Number	Incremental Pulse Width Per Step (ns)	Total Pulse Width Change (ns)
PPG-33-.5	.5 $\pm$.3	3.5
PPG-33-1	1 $\pm$.4	7
PPG-33-2	2 $\pm$.4	14
PPG-33-3	3 $\pm$.5	21
PPG-33-5	5 $\pm$.6	35
PPG-33-10	10 $\pm$ 1.0	70
PPG-33-15	15 $\pm$ 1.3	105
PPG-33-20	20 $\pm$ 1.5	140
PPG-33-40	40 $\pm$ 2.0	280
PPG-33-50	50 $\pm$ 2.5	350

Contact us for specific requirements. We customize.

3 Mt. Prospect Avenue, Clifton, New Jersey 07013 ■ (201) 773-2299 ■ FAX (201) 773-9672 ■ TWX 710-989-7008