

PRELIMINARY

T-46-23-10

P4C198/P4C198L P4C198A/P4C198AL ULTRA HIGH SPEED 16K x 4 CMOS STATIC RAMS

FEBRUARY 1988



FEATURES

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times)
 - 20/25/30/35/45 ns (Commercial)
 - 25/30/35/45/55 ns (Military)
- Low Power Operation (Commercial/Military)
 - 550/660 mW Active
 - 193/220 mW Standby (TTL Input)
 - 83/110 mW Standby (CMOS Input) P4C198/198A
 - 3/9 mW Standby (CMOS Input) P4C198L/198AL
- Output Enable and Chip Enable Control Functions
 - Single Chip Enable P4C198
 - Dual Chip Enable P4C198A

- 5V $\pm$ 10% Power Supply
- Data Retention, 10 μ A Typical Current from 2.0V.
- Common Inputs and Outputs
- Fully TTL Compatible Inputs and Outputs
- Produced with PACE Technology™
- Standard Pinout (JEDEC Approved)
 - 24-Pin 300 mil DIP
 - 24-Pin 300 mil SOJ
 - 28-Pin 350x550 mil LCC



DESCRIPTION


The P4C198/L and P4C198A/L are 65,536-bit ultra high speed static RAMs organized as 16K x 4. Each device features an active low Output Enable control to eliminate data bus contention. The P4C198/L also have an active low Chip Enable (the P4C198A/L has two Chip Enables, both active low) for easy system expansion. The CMOS memories require no clocks or refreshing and have equal access and cycle times. Inputs are fully TTL-compatible. The RAMs operate from a single 5V $\pm$ 10% tolerance power supply. Data integrity is maintained for supply voltages down to 2.0V. Current drain is typically 10 μ A from a 2.0V supply.

Access times as fast as 20 nanoseconds are available, permitting greatly enhanced system operating speeds. CMOS is utilized to reduce power consumption to a low 550 mW active, 193 mW standby. The P4C198/L and P4C198A/L, are manufactured with PACE Technology™, and are members of a family of PACE RAM™ products offering super fast access times never before available at these complexity levels in TTL-compatible bipolar or CMOS technologies.


The P4C198/L and P4C198A/L are available in 24-pin 300 mil DIP and SOJ, and in 28-pin 350x550 mil LCC packages providing excellent board level densities.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



T-46-23-10

MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{CC}	Power Supply Pin with Respect to GND	-0.5 to +7	V
V _{TERM}	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V _{CC} +0.5	V
T _A	Operating Temperature	-55 to +125	°C

Symbol	Parameter	Value	Unit
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade ⁽²⁾	Ambient Temperature	GND	V _{CC}
Military	-55 to +125°C	0V	5.0V ±10%

Grade ⁽²⁾	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ±10%

DC ELECTRICAL CHARACTERISTICSOver recommended operating temperature and supply voltage⁽²⁾

Symbol	Parameter	Test Conditions	P4C198 P4C198A		P4C198L P4C198AL		Unit	
			Min.	Max.	Min.	Max.		
V _{IH}	Input High Voltage		2.2	V _{CC} +0.5	2.2	V _{CC} +0.5	V	
V _{IL}	Input Low Voltage		-0.5 ⁽³⁾	0.8	-0.5 ⁽³⁾	0.8	V	
V _{HC}	CMOS Input High Voltage		V _{CC} -0.2	V _{CC} +0.5	V _{CC} -0.2	V _{CC} +0.5	V	
V _{LC}	CMOS Input Low Voltage		-0.5 ⁽³⁾	0.2	-0.5 ⁽³⁾	0.2	V	
V _{CD}	Input Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18 mA	—	-1.2	—	-1.2	V	
V _{OL}	Output Low Voltage (TTL Load)	I _{OL} = +10 mA, V _{CC} = Min. I _{OL} = +8 mA, V _{CC} = Min.	— —	0.5 0.4	— —	0.5 0.4	V	
V _{OLC}	Output Low Voltage (CMOS Load)	I _{OLC} = +100 μA, V _{CC} = Min.		0.2		0.2	V	
V _{OH}	Output High Voltage (TTL Load)	I _{OH} = -4 mA, V _{CC} = Min.	2.4	—	2.4	—	V	
V _{OHC}	Output High Voltage (CMOS Load)	I _{OHC} = -100 μA, V _{CC} = Min.	V _{CC} -0.2	—	V _{CC} -0.2	—	V	
I _{LI}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	Mil. Com'l.	-10 -5	+10 +5	-5 -2	+5 +2	μA
I _{LO}	Output Leakage Current	V _{CC} = Max., $\overline{CE}$ = V _{IH} , V _{OUT} = GND to V _{CC}	Mil. Com'l.	-10 -5	+10 +5	-5 -2	+5 +2	μA
I _{CC}	Dynamic Operating Current	V _{CC} = Max., f = Max., Outputs Open	Mil. Com'l.	— —	120 100	— —	120 100	mA
I _{SB}	Standby Power Supply Current (TTL Input Levels)	$\overline{CE} \geq V_{IH}$, V _{CC} = Max., f = Max., Outputs Open	Mil. Com'l.	— —	40 35	— —	40 35	mA
I _{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE} \geq V_{HC}$, V _{CC} = Max., f = 0, Outputs Open, V _{IN} ≤ V _{LC} or V _{IN} ≥ V _{HC}	Mil. Com'l.	— —	20 15	— —	1.5 0.5	mA

Notes:

1. Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.

2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
3. Transient inputs with V_{IL} and I_{IL} not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20 ns.


T-46-23-10

AC ELECTRICAL CHARACTERISTICS—READ CYCLE

 ($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)⁽²⁾


Symbol	Parameter	-20*		-25		-30		-35		-45		-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	20		25		30		35		45		55		ns
t_{AA}	Address Access Time		20		25		30		35		45		55	ns
t_{AC}	Chip Enable Access Time		20		25		30		35		45		55	ns
t_{OH}	Output Hold from Address Change	3		3		3		3		3		3		ns
t_{LZ}	Chip Enable to Output in Low Z	2		2		3		3		3		3		ns
t_{HZ}	Chip Disable to Output in High Z		10		10		12		14		15		20	ns
t_{OE}	Output Enable Low to Data Valid		12		15		20		25		30		35	ns
t_{OLZ}	Output Enable to Output in Low Z	2		2		3		3		3		3		ns
t_{OHZ}	Output Disable to Output in High Z		8		10		12		14		15		20	ns
t_{PU}	Chip Enable to Power Up Time	0		0		0		0		0		0		ns
t_{PD}	Chip Disable to Power Down Time		20		25		25		25		30		30	ns

 * $V_{CC} = 5V \pm 5\%$ for -20


READ CYCLE NO. 1 ($\overline{OE}$ controlled)⁽⁴⁾

Notes:

 4. $\overline{WE}$ is high for READ cycle.

READ CYCLE NO. 2 (ADDRESS controlled)^(4,5)



READ CYCLE NO. 3 ($\overline{CE}^{(11)}$ controlled)^(4,6,7)



Notes:

5. $\overline{CE}$ ($\overline{CE}_1$, $\overline{CE}_2$ for P4C198A/L) and $\overline{OE}$ are low READ cycle.
6. $\overline{OE}$ is low for the cycle.
7. ADDRESS must be valid prior to, or coincident with, $\overline{CE}$ ($\overline{CE}_1$ and $\overline{CE}_2$ for P4C198A/L) transition low.
8. Transition is measured $\pm 200\text{mV}$ from steady state voltage prior to change, with loading as specified in Figure 1.
9. Read Cycle Time is measured from the last valid address to the first transitioning address.
10. Transitions caused by a chip enable control have similar delays irrespective of whether $\overline{CE}_1$ or $\overline{CE}_2$ causes them (P4C198A/L only).
11. $\overline{CE}_1$, $\overline{CE}_2$ for P4C198A/L.


AC ELECTRICAL CHARACTERISTICS—WRITE CYCLE

($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)⁽²⁾



Symbol	Parameter	-20*		-25		-30		-35		-45		-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{WC}	Write Cycle Time	15		20		25		30		40		50		ns
t_{CW}	Chip Enable Time to End of Write	15		20		25		30		35		40		ns
t_{AW}	Address Valid to End of Write	15		20		22		25		35		40		ns
t_{AS}	Address Set-up Time	0		0		0		0		0		0		ns
t_{WP}	Write Pulse Width	15		20		22		25		35		40		ns
t_{WR}	Write Recovery Time	0		0		0		0		0		0		ns
t_{AH}	Address Hold Time from End of Write	0		0		0		0		0		0		ns
t_{DW}	Data Valid to End of Write	10		13		15		15		20		25		ns
t_{DH}	Data Hold Time	0		0		0		0		0		0		ns
t_{WZ}	Write Enable to Output in High Z		8		10		10		10		15		20	ns
t_{OW}	Output Active from End of Write	2		3		3		3		3		3		ns

* $V_{CC} = 5V \pm 5\%$ for -20

WRITE CYCLE NO. 1 (With $\overline{OE}$ high)



T-46-23-10

WRITE CYCLE NO. 2 (WE controlled)^(12,13)

WRITE CYCLE NO. 3 ($\overline{CE}^{(11)}$ controlled)^(12,13)

Notes:

12. $\overline{CE}$ ($\overline{CE}_1$, $\overline{CE}_2$ for P4C198A/L) and $\overline{WE}$ must be low for WRITE cycle.
13. $\overline{OE}$ is low for this WRITE cycle.
14. If $\overline{CE}$ ($\overline{CE}_1$ or $\overline{CE}_2$ for P4C198A/L) goes high simultaneously

- with $\overline{WE}$ high, the output remains in a low impedance state.
15. Write Cycle Time is measured from the last valid address to the first transitioning address.

T-46-23-10

DATA RETENTION CHARACTERISTICS (P4C198L and P4C198AL only)

(All Temperature Ranges)


Symbol	Parameter	Test Condition	Min.	Typ.* V _{CC} = 2.0V 3.0V		Max. V _{CC} = 2.0V 3.0V		Unit
V _{DR}	V _{CC} for Data Retention		2.0					V
I _{CCDR}	Data Retention Current	Mil. Com'l.		10 10	15 15	600 150	900 225	μA
t _{CDR}	Chip Deselect to Data Retention Time	$\overline{CE} \geq V_{CC}-0.2V$, $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	0					ns
t _R †	Operation Recovery Time		t _{RC} †					ns

* T_A = +25°C.

† t_{RC} = Read Cycle Time.

† This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM



TRUTH TABLES

P4C198/L

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Mode	Output
H	X	X	Standby	High Z
L	H	H	Output Inhibit	High Z
L	H	L	READ	D _{OUT}
L	L	X	WRITE	D _{IN}



P4C198A/L

$\overline{CE}_1$	$\overline{CE}_2$	$\overline{WE}$	$\overline{OE}$	Mode	Output
H	X	X	X	Standby	High Z
X	H	X	X	Standby	High Z
L	L	H	H	Output Inhibit	High Z
L	L	H	L	READ	D _{OUT}
L	L	L	X	WRITE	D _{IN}

T-46-23-10

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

**Figure 1. Output Load****Figure 2. Thevenin Equivalent****Note:**

Due to the ultra-high speed of the P4C198/L and P4C198A/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V_{CC} and ground planes directly up to the contactor fingers. A 0.01 μ F high frequency capacitor is also required

between V_{CC} and ground. To avoid signal reflections, proper termination must be used; for example, a 50 Ω test environment should be terminated into a 50 Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116 Ω resistor must be used in series with D_{OUT} to match 166 Ω (Thevenin Resistance).

CAPACITANCES⁽¹⁶⁾

($V_{CC} = 5.0V$, $T_A = 25^\circ C$, $f = 1.0MHz$)

Symbol	Parameter	Conditions	Typ.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	5	pF

Symbol	Parameter	Conditions	Typ.	Unit
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	7	pF

Note:

16. This parameter is sampled and not 100% tested.

SELECTION GUIDE

The P4C198/L, P4C198A/L are available in the following temperature range, speed and package options.

Temperature Range	Package	Speed (ns)	20	25	30	35	45	55
Commercial	Plastic DIP		-20PC	-25PC	-30PC	-35PC	-N/A	N/A
	Plastic SOJ		-20JC	-25JC	-30JC	-35JC	N/A	N/A
	Sidebrazed DIP		-20CC	-25CC	-30CC	-35CC	-45CC	N/A
	LCC		-20LC	-25LC	-30LC	-35LC	-45LC	N/A
Military Temp.	Sidebrazed DIP		N/A	-25CM	-30CM	-35CM	-45CM	-55CM
	LCC		N/A	-25LM	-30LM	-35LM	-45LM	-55LM
Military Processed*	Sidebrazed DIP		N/A	-25CMB	-30CMB	-35CMB	-45CMB	-55CMB
	LCC		N/A	-25LMB	-30LMB	-35LMB	-45LMB	-55LMB

* Military temperature range with MIL-STD-883 Revision C, Class B processing.

N/A = Not Available

To order these parts, refer to the section on Ordering Information.