



128Kx32 5V FLASH MODULE, SMD 5962-94716

FEATURES

- Access Times of 50*, 60, 70, 90, 120, 150ns
- Packaging:
 - 66 pin, PGA Type, 1.075 inch square, Hermetic Ceramic HIP (Package 400)
 - 68 lead, Hermetic CQFP (G2U)¹, 22.4mm (0.880 inch) square, 3.56mm (0.140 inch) high (Package 510)
 - 68 lead, Hermetic CQFP (G1U), 23.9mm (0.940 inch) square, 3.56mm (0.140 inch) high (Package 519)
 - 68 lead, Hermetic CQFP (G1T), 23.9mm (0.940 inch) square, 4.06mm (0.160 inch) high (Package 524)
- Sector Architecture
 - 8 equal size sectors of 16KBytes each
 - Any combination of sectors can be concurrently erased.
 - Also supports full chip erase
- 100,000 Erase/Program Cycles Typical, 0°C to +70°C
- Organized as 128Kx32
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Programming. 5V ± 10% Supply
- Low Power CMOS, 1mA Standby Typical
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Page Program Operation and Internal Program Control Time
- Weight
 - WF128K32-XG1UX5 - 5 grams typical
 - WF128K32-XG1TX5 - 5 grams typical
 - WF128K32-XG2UX5¹ - 8 grams typical
 - WF128K32-XH1X5 - 13 grams typical

Note 1: Package Not Recommended For New Design
Note: For programming information refer to Flash Programming 1M5 Application Note.
** The access time of 50ns is available in Industrial and Commercial temperature ranges only.*

FIG. 1 PIN CONFIGURATION FOR WF128K32N-XH1X5







FIG. 3 PIN CONFIGURATION FOR WF128K32-XG1UX5, WF128K32-XG1TX5 AND WF128K32-XG2UX5¹


TOP VIEW



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM



Note 1: Package Not Recommended For New Design



ABSOLUTE MAXIMUM RATINGS (1)

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (V _{CC})	-2.0 to +7.0	V
Signal voltage range (any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention Mil Temp	10 years	
Endurance (write/erase cycles) Mil Temp	10,000 cycles min.	
A9 Voltage for sector protect (V _{ID}) (3)	-2.0 to +14.0	V

NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is V_{CC} + 0.5V. During voltage transitions, outputs may overshoot to V_{CC} + 2.0 V for periods of up to 20ns.
- Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 may overshoot V_{SS} to -2V for periods of up to 20ns. Maximum DC input voltage on A9 is +13.5V which may overshoot to 14.0 V for periods up to 20ns.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.0	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp. (Mil.)	T _A	-55	+125	°C
A9 Voltage for Sector Protect	V _{ID}	11.5	12.5	V

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
\overline{OE} capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
\overline{WE} 1-4 capacitance HIP (PGA) CQFP G2U/G1U/G1T	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
			15	
\overline{CS} 1-4 capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS - CMOS COMPATIBLE

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C TO +125°C)

Parameter	Symbol	Conditions	Min		Max	Unit
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}			10	μA
Output Leakage Current	I _{LOX32}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}			10	μA
V _{CC} Active Current for Read(1)	I _{CC1}	\overline{CS} = V _{IL} , \overline{OE} = V _{IH}			140	mA
V _{CC} Active Current for Program or Erase(2)	I _{CC2}	\overline{CS} = V _{IL} , \overline{OE} = V _{IH}			200	mA
V _{CC} Standby Current	I _{CC3}	V _{CC} = 5.5, \overline{CS} = V _{IH} , f = 5MHz			6.5	mA
V _{CC} Static Current	I _{CC4}	V _{CC} = 5.5, \overline{CS} = V _{IH}			0.6	mA
Output Low Voltage	V _{OL}	I _{OL} = 8.0 mA, V _{CC} = 4.5			0.45	V
Output High Voltage	V _{OHI}	I _{OH} = -2.5 mA, V _{CC} = 4.5	0.85 x V _{CC}			V
Output High Voltage	V _{OH2}	I _{OH} = -100 μA, V _{CC} = 4.5	V _{CC} -0.4			V
Low V _{CC} Lock Out Voltage	V _{LKO}		3.2			V

NOTES:

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with \overline{OE} at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V




AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, \overline{CS} CONTROLLED

($V_{CC} = 5.0V$, $V_{SS} = 0V$, $T_A = -55^{\circ}C$ TO $+125^{\circ}C$)

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	50		60		70		90		120		150		ns
\overline{WE} Setup Time	t_{WLEL}	t_{WS}	0		0		0		0		0		0		ns
\overline{CS} Pulse Width	t_{ELEH}	t_{CP}	25		30		35		45		50		50		ns
Address Setup Time	t_{AVEL}	t_{AS}	0		0		0		0		0		0		ns
Data Setup Time	t_{DVEH}	t_{DS}	25		30		30		45		50		50		ns
Data Hold Time	t_{EHDX}	t_{DH}	0		0		0		0		0		0		ns
Address Hold Time	t_{ELAX}	t_{AH}	40		45		45		45		50		50		ns
\overline{WE} Hold from \overline{WE} High	t_{EWH}	t_{WH}	0		0		0		0		0		0		ns
\overline{CS} Pulse Width High	t_{EHL}	t_{CPH}	20		20		20		20		20		20		ns
Duration of Programming Operation	t_{WHWH1}		14		14		14		14		14		14		μs
Duration of Erase Operation	t_{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery before Write	t_{GHLE}		0		0		0		0		0		0		ns
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec

FIG. 4 AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes:

V_Z is programmable from $-2V$ to $+7V$.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
 Tester Impedance $Z_0 = 75 \Omega$.
 V_Z is typically the midpoint of VOH and VOL .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
 ATE tester includes jig capacitance.



AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, \overline{WE} CONTROLLED

($V_{CC} = 5.0V$, $V_{SS} = 0V$, $T_A = -55^{\circ}C$ TO $+125^{\circ}C$)

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	50		60		70		90		120		150		ns
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		0		0		0		ns
Write Enable Pulse Width	t _{WLWH}	t _{WP}	25		30		35		45		50		50		ns
Address Setup Time	t _{AVWL}	t _{AS}	0		0		0		0		0		0		ns
Data Setup Time	t _{DVWH}	t _{DS}	25		30		30		45		50		50		ns
Data Hold Time	t _{WHDX}	t _{DH}	0		0		0		0		0		0		ns
Address Hold Time	t _{WLAX}	t _{AH}	40		45		45		45		50		50		ns
Chip Select Hold Time	t _{WHEH}	t _{CH}	0		0		0		0		0		0		ns
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	20		20		20		20		20		20		ns
Duration of Byte Programming Operation (min)	t _{WHWH1}		14		14		14		14		14		14		μs
Sector Erase Time	t _{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery Time Before Write	t _{GHWL}		0		0		0		0		0		0		ns
V _{CC} Setup Time		t _{VCS}	50		50		50		50		50		50		μs
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec
Output Enable Setup Time		t _{OES}	0		0		0		0		0		0		ns
Output Enable Hold Time (1)		t _{OEH}	10		10		10		10		10		10		ns

1. For Toggle and Data Polling.

AC CHARACTERISTICS – READ ONLY OPERATIONS

($V_{CC} = 5.0V$, $V_{SS} = 0V$, $T_A = -55^{\circ}C$ TO $+125^{\circ}C$)

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	50		60		70		90		120		150		ns
Address Access Time	t _{AVQV}	t _{ACC}		50		60		70		90		120		150	ns
Chip Select Access Time	t _{ELQV}	t _{CE}		50		60		70		90		120		150	ns
\overline{OE} to Output Valid	t _{GLQV}	t _{OE}		25		30		35		40		50		55	ns
Chip Select to Output High Z (1)	t _{EHQZ}	t _{DF}		20		20		20		25		30		35	ns
\overline{OE} High to Output High Z (1)	t _{GHQZ}	t _{DF}		20		20		20		25		30		35	ns
Output Hold from Address, \overline{CS} or \overline{OE} Change, whichever is first	t _{AXQX}	t _{OH}	0		0		0		0		0		0		ns

1. Guaranteed by design, not tested.



FIG. 5 AC WAVEFORMS FOR READ OPERATIONS







FIG. 6 WRITE/ERASE/PROGRAM OPERATION, \overline{WE} CONTROLLED




NOTES:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. $\overline{D7}$ is the output of the complement of the data written to the device (for each chip).
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.



FIG. 7 AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS




Notes:

1. SA is the sector address for Sector Erase.



FIG. 8 AC WAVEFORMS FOR DATA POLLING DURING EMBEDDED ALGORITHM OPERATIONS







FIG. 9 WRITE/ERASE/PROGRAM OPERATION, \overline{CS} CONTROLLED




NOTES:

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. $\overline{D7}$ is the output of the complement of the data written to the device (for each chip).
4. DOUT is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.




PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES




PACKAGE519: 68LEAD, CERAMIC QUAD FLATPACK, LOW PROFILE CQFP (G1U)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



PACKAGE524: 68LEAD, CERAMIC QUAD FLATPACK, LOW PROFILE CQFP (G1T)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

W F 128K32 X - XXX X X 5 X

LEAD FINISH:

Blank = Gold plated leads
A = Solder dip leads

V_{PP} PROGRAMMING VOLTAGE

5 = 5V

DEVICE GRADE:

Q = MIL - STD 833 Compliant
M = Military Screened -55°C to +125°C
I = Industrial -40°C to +85°C
C = Commercial 0°C to + 70°C

PACKAGE TYPE:

H1 = 1.075" sq. Ceramic Hex In-line Package, HIP (Package 400)
G2U¹ = 22.4mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 510)
G1U = 23.9mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 519)
G1T = 23.9mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 524)

ACCESS TIME (ns)

IMPROVEMENT MARK

N = No Connect at pin 8, 21, 28 and 39 in HIP for Upgrade

ORGANIZATION, 128K x 32

User configurable as 256K x 16 or 512K x 8

Flash

WHITE ELECTRONIC DESIGNS CORP.

Note 1: Package Not Recommended For New Design



DEVICETYPE	SPEED	PACKAGE	SMD NO.
128K x 32 Flash	150ns	66 pin HIP (H1)	5962-9471601H8X
128K x 32 Flash	120ns	66 pin HIP (H1)	5962-9471602H8X
128K x 32 Flash	90ns	66 pin HIP (H1)	5962-9471603H8X
128K x 32 Flash	70ns	66 pin HIP (H1)	5962-9471604H8X
128K x 32 Flash	60ns	66 pin HIP (H1)	5962-9471605H8X
128K x 32 Flash	150ns	68 lead CQFP (G1U)	5962-9471601H9X
128K x 32 Flash	120ns	68 lead CQFP (G1U)	5962-9471602H9X
128K x 32 Flash	90ns	68 lead CQFP (G1U)	5962-9471603H9X
128K x 32 Flash	70ns	68 lead CQFP (G1U)	5962-9471604H9X
128K x 32 Flash	60ns	68 lead CQFP (G1U)	5962-9471605H9X
128K x 32 Flash	150ns	68 lead CQFP (G2U) ¹	5962-9471601HNX ¹
128K x 32 Flash	120ns	68 lead CQFP (G2U) ¹	5962-9471602HNX ¹
128K x 32 Flash	90ns	68 lead CQFP (G2U) ¹	5962-9471603HNX ¹
128K x 32 Flash	70ns	68 lead CQFP (G2U) ¹	5962-9471604HNX ¹
128K x 32 Flash	60ns	68 lead CQFP (G2U) ¹	5962-9471605HNX ¹

Note 1: Package Not Recommended For New Design