Features

- Low-voltage Operation
- 2.7 (V_{CC} = 2.7V to 5.5V)
- Internally Organized 131,072 x 8
- Two-wire Serial Interface
- Schmitt Triggers, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 400 kHz (2.7V) and 1 MHz (5V) Clock Rate
- Write Protect Pin for Hardware and Software Data Protection
- 256-byte Page Write Mode (Partial Page Writes Allowed)
- Random and Sequential Read Modes
- Self-timed Write Cycle (5 ms Typical)
- High Reliability
 - Endurance: 100,000 Write Cycles/Page
 - Data Retention: 40 Years
- 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead LAP and 8-lead SAP Packages
- Die Sales: Wafer Form, Waffle Pack and Bumped Die

Description

The AT24C1024 provides 1,048,576 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 131,072 words of 8 bits each. The device's cascadable feature allows up to two devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead Leadless Array (LAP) and 8-lead SAP packages. In addition, the entire family is available in 2.7V (2.7V to 5.5V) versions.

Table 1. Pin Configurations

| Pin Name | Function |
|----------|--------------------|
| A1 | Address Input |
| SDA | Serial Data |
| SCL | Serial Clock Input |
| WP | Write Protect |
| NC | No Connect |



8-lead PDIP

| | | \bigcirc | | |
|-------|---|------------|---|-------|
| NC 🗆 | 1 | | 8 | □ vcc |
| A1 🗆 | 2 | | 7 | □ WP |
| NC 🗆 | 3 | | 6 | 🗆 SCL |
| GND 🗆 | 4 | | 5 | 🗆 SDA |
| | | | | |

8-lead Leadless Array

| vcc | | 1 | NC |
|-----|---|---|-----|
| WP | 7 | 2 | A1 |
| SCL | 6 | 3 | NC |
| SDA | 5 | 4 | GND |
| | | | |

Bottom View

8-lead SAP

| VCC | 8 | 1 | NC |
|-----|---|---|-----|
| WP | 7 | 2 | A1 |
| SCL | 6 | 3 | NC |
| SDA | 5 | 4 | GND |
| | | | |

Bottom View





Two-wire Serial EEPROM

1M (131,072 x 8)

AT24C1024

Rev. 1471N-SEEPR-12/05




Absolute Maximum Ratings*

| Operating Temperature55°C to +125°C |
|---|
| Storage Temperature65°C to +150°C |
| Voltage on Any Pin with Respect to Ground1.0V to +7.0V |
| Maximum Operating Voltage |
| DC Output Current |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1. Block Diagram



Pin Description SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is opendrain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

DEVICE/ADDRESSES (A1): The A1 pin is a device address input that can be hardwired or left not connected for hardware compatibility with other AT24Cxx devices. When the A1 pin is hardwired, as many as two 1024K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). If the A1 pin is left floating, the A1 pin will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is <3 pF. If coupling is >3 pF, Atmel recommends connecting the A1 pin to GND.

WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected high to V_{CC} , all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is <3 pF. If coupling is >3 pF, Atmel recommends connecting the pin to GND. Switching WP to V_{CC} prior to a write operation creates a software write-protect function.

Memory Organization

AT24C1024, 1024K SERIAL EEPROM: The 1024K is internally organized as 512 pages of 256 bytes each. Random word addressing requires a 17-bit data word address.





Table 2. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +2.7V$

| Symbol | Test Condition | Max | Units | Conditions |
|------------------|--|-----|-------|----------------|
| C _{I/O} | Input/Output Capacitance (SDA) | 8 | pF | $V_{I/O} = 0V$ |
| C _{IN} | Input Capacitance (A ₁ , SCL) | 6 | pF | $V_{IN} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.

Table 3. DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +2.7V$ to +5.5V, $T_{AC} = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +2.7V$ to +5.5V (unless otherwise noted)

| Symbol | Parameter | Test Condition | Test Condition | | Тур | Мах | Units |
|-----------------|---------------------------------|---------------------------------------|--------------------------------------|-----------------------|------|-----------------------|-------|
| V _{CC} | Supply Voltage | | | 2.7 | | 5.5 | V |
| I _{CC} | Supply Current | $V_{\rm CC} = 5.0 V$ | READ at 400 kHz | | | 2.0 | mA |
| I _{CC} | Supply Current | $V_{\rm CC} = 5.0 V$ | WRITE at 400 kHz | | | 5.0 | mA |
| | | $V_{\rm CC} = 2.7 V$ | $V_{IN} = V_{CC} \text{ or } V_{SS}$ | | | 3.0 | μA |
| I _{SB} | Standby Current | $V_{\rm CC} = 5.5 V$ | | | | 6.0 | μA |
| ILI | Input Leakage Current | $V_{IN} = V_{CC} \text{ or } V_{SS}$ | | | 0.10 | 3.0 | μA |
| I _{LO} | Output Leakage Current | $V_{OUT} = V_{CC} \text{ or } V_{SS}$ | | | 0.05 | 3.0 | μA |
| V _{IL} | Input Low Level ⁽¹⁾ | | | -0.6 | | V _{CC} x 0.3 | V |
| V _{IH} | Input High Level ⁽¹⁾ | | | V _{CC} x 0.7 | | V _{CC} + 0.5 | V |
| V _{OL} | Output Low Level | $V_{\rm CC} = 3.0 V$ | I _{OL} = 2.1 mA | | | 0.4 | V |

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 4. AC Characteristics⁽¹⁾

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +2.7V$ to +5.5V, $C_L = 100$ pF (unless otherwise noted)

| Symbol | Parameter | Test Conditions Min | | Max | Units |
|--------------------------|--|---|--------------|-------------|--------------|
| f _{SCL} | Clock Frequency, SCL | $\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$ | | 1000 400 | kHz |
| t _{LOW} | Clock Pulse Width Low | $\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$ | 0.4 1.3 | | μs |
| t _{HIGH} | Clock Pulse Width High | $\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$ | 0.4 0.6 | | μs |
| t _{AA} | Clock Low to Data Out Valid | $\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$ | 0.05 0.05 | 0.55 0.9 | μs |
| t _{BUF} | Time the bus must be free before a new transmission can start ⁽²⁾ | $\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$ | 0.5 1.3 | | μs |
| t _{HD.STA} | Start Hold Time | $\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$ | 0.25 0.6 | | μs |
| t _{SU.STA} | Start Setup Time | $\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$ | 0.25 0.6 | | μs |
| t _{HD.DAT} | Data In Hold Time | | 0 | | μs |
| t _{SU.DAT} | Data In Setup Time | | 100 | | ns |
| t _R | Inputs Rise Time ⁽²⁾ | | | 0.3 | μs |
| t _F | Inputs Fall Time ⁽²⁾ | $\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$ | | 100 300 | ns |
| t _{SU.STO} | Stop Setup Time | $\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$ | 0.25 0.6 | | μs |
| t _{DH} | Data Out Hold Time | | 50 | | ns |
| t _{WR} | Write Cycle Time | | | 10 | ms |
| Endurance ⁽²⁾ | 5.0V, 25°C, Page Mode | | 100K | | Write Cycles |

Notes: 1. AC measurement conditions:

 $\begin{array}{l} \mathsf{R}_{\mathsf{L}} \text{ (connects to } \mathsf{V}_{\mathsf{CC}}\text{): } 1.3 \ \mathsf{k}\Omega \ (2.7\mathsf{V}, \, \mathsf{5V}) \\ \mathsf{Input} \ \mathsf{pulse} \ \mathsf{voltages: } 0.3 \ \mathsf{V}_{\mathsf{CC}} \ \mathsf{to} \ 0.7 \ \mathsf{V}_{\mathsf{CC}} \\ \mathsf{Input} \ \mathsf{rise} \ \mathsf{and} \ \mathsf{fall} \ \mathsf{times: } \leq \!\!\!50 \ \mathsf{ns} \\ \mathsf{Input} \ \mathsf{and} \ \mathsf{output} \ \mathsf{timing} \ \mathsf{reference} \ \mathsf{voltages: } 0.5 \ \mathsf{V}_{\mathsf{CC}} \\ \end{array}$

2. This parameter is ensured by characterization only.





Device Operation CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 4 on page 7). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 5 on page 8).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the Stop command will place the EEPROM in a standby power mode (see Figure 5 on page 8).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.

STANDBY MODE: The AT24C1024 features a low-power standby mode which is enabled: a) upon power-up and b) after the receipt of the stop bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

Device Power Up & Power Down Recommendation

POWER UP: It is recommended to power up from 0V to full VCC in less than 1ms and then hold for at least 100µs at full VCC level before first operation.

POWER DOWN: It is recommended to power down from full VCC to 0V in less than 1ms and then hold at 0V for at least 0.5s before power up. It is not recommended to VCC power down to non-zero volt and then slowly go to zero volt.





Figure 2. Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O®)

Figure 3. Write Cycle Timing (SCL: Serial Clock, SDA: Serial Data I/O)



Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Figure 4. Data Validity







Figure 5. Start and Stop Definition



Device Addressing

The 1024K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 7 on page 11). The device address word consists of a mandatory one, zero sequence for the first five most significant bits as shown. This is common to all two-wire EEPROM devices.

The 1024K uses the one device address bit, A1, to allow up to two devices on the same bus. The A1 bit must compare to the corresponding hardwired input pin. The A1 pin uses an internal proprietary circuit that biases it to a logic low condition if the pin is allowed to float.

The seventh bit (P_0) of the device address is a memory page address bit. This memory page address bit is the most significant bit of the data word address that follows. The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to a standby state.

DATA SECURITY: The AT24C1024 has a hardware data protection scheme that allows the user to write-protect the entire memory when the WP pin is at V_{CC} .

Write Operations

BYTE WRITE: To select a data word in the 1024K memory requires a 17-bit word address. The word address field consists of the P_0 bit of the device address, then the most significant word address followed by the least significant word address (see Figure 8 on page 11)

A write operation requires the P_0 bit and two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero. The addressing device, such as a microcontroller, then must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, T_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 8 on page 11).

PAGE WRITE: The 1024K EEPROM is capable of 256-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 255 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 9 on page 11).

The data word address lower 8 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 256 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten. The address "rollover" during write is from the last byte of the current page to the first byte of the same page.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.



Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "rollover" during read is from the last byte of the last memory page, to the first byte of the first page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 10 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 11 on page 12).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero, but does generate a following stop condition (see Figure 12 on page 12).

Figure 7. Device Address

| 1 | 0 | 1 | 0 | 0 | Α ₁ | P ₀ | R/W |
|-----|---|---|---|---|----------------|----------------|-----|
| MSE | 3 | | | | | | LSB |

Figure 8. Byte Write




Figure 9. Page Write






Figure 10. Current Address Read






<u>AMEL</u>®

Figure 11. Random Read





Ordering Information⁽¹⁾

| Ordering Code | Package | Operation Range |
|-------------------------------------|----------|-------------------------|
| AT24C1024C1-10CU-2.7 ⁽²⁾ | 8CN1 | Lead-free/Halogen-free/ |
| AT24C1024-10PU-2.7 ⁽²⁾ | 8P3 | Industrial Temperature |
| AT24C1024W-10SU-2.7 ⁽²⁾ | 8S2 | (-40°C to 85°C) |
| AT24C1024Y4-10YU-2.7 ⁽²⁾ | 8Y4 | |
| AT24C1024-W2.7-11 ⁽³⁾ | Die Sale | Industrial Temperature |
| | | (−40°C to 85°C) |

Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables.

2. "U" designates Green Package & RoHS compliant.

3. Available in waffle pack and wafer form; order as SL788 for wafer form. Bumped die available upon request. Please contact Serial EEPROM Marketing.


| Package Type | | | |
|--------------|--|--|--|
| 8CN1 | 8-lead, 0.300" Wide, Leadless Array Package (LAP) | | |
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP) | | |
| 8S2 | 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC) | | |
| 8Y4 | 8-lead, (6.00 x 4.90 mm Body) SOIC Array Package (SAP) | | |
| Options | | | |
| -2.7 | Low Voltage (2.7V to 5.5V) | | |






Packaging Information

8CN1 – LAP




8P3 - PDIP






<u>AMEL</u>

8S2 - EIAJ SOIC











Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759


Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



1471N-SEEPR-12/05