



Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
 - 35 ns
- Low active power
 - 690 mW (commercial)
 - 770 mW (military)
- Low standby power
 - 140 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY2147 is a high-performance CMOS static RAM organized as 4096 by 1 bit. Easy memory expansion is provided by an active LOW chip enable ($\overline{CE}$) and three-state drivers. The CY2147 has an automatic power-down feature, reducing the power consumption by 80% when deselected.

Writing to the device is accomplished when the chip enable ($\overline{CE}$) and write enable ($\overline{WE}$) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins (A_0 through A_{11}).


Reading the device is accomplished by taking the chip enable ($\overline{CE}$) LOW while write enable ($\overline{WE}$) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high-impedance state when chip enable ($\overline{CE}$) is HIGH or write enable ($\overline{WE}$) is LOW.

Logic Block Diagram



Pin Configuration



2147-2

Selection Guide (For higher performance and lower power, refer to CY7C147 data sheet.)

		2147-35	2147-45	2147-55
Maximum Access Time (ns)		35	45	55
Maximum Operating Current (mA)	Commerical	125	125	125
	Military		140	140
Maximum Standby Current (mA)	Commerical	25	25	25
	Military		25	25

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	- 65°C to + 150°C
Ambient Temperature with Power Applied	- 55°C to + 125°C
Supply Voltage to Ground Potential	- 0.5V to + 7.0V
DC Voltage Applied to Outputs in High Z State	- 0.5V to + 7.0V
DC Input Voltage	- 3.0V to + 7.0V
Output Current into Outputs (Low)	20 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to + 70°C	5V ± 10%
Military ^[1]	- 55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[2]

Parameters	Description	Test Conditions	2147		Units
			Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = - 4.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 12.0 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC}	V
V _{IL}	Input LOW Voltage		- 3.0	0.8	V
I _{IH}	Input Load Current	GND ≤ V _I ≤ V _{CC}	- 10	+ 10	μA
I _{OL}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	- 50	+ 50	μA
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND		- 350	mA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA	Com'l	125	mA
			Mil	140	
I _{SB}	Automatic $\overline{\text{CE}}$ Power-Down Current ^[4]	Max. V _{CC} , $\overline{\text{CE}} \geq V_{IH}$	Com'l	25	mA
			Mil	25	


Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	8	pF
C _{OUT}	Output Capacitance		8	pF


Notes:

1. T_A is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. Duration of the short circuit should not exceed 30 seconds.
4. A pull-up resistor to V_{CC} on the $\overline{\text{CE}}$ input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
5. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



2147-3



2147-4

Switching Characteristics Over the Operating Range^[2,6]


Parameters	Description	2147–35		2147–45		2147–55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	35		45		55		ns
t _{AA}	Address to Data Valid		35		45		55	ns
t _{OHA}	Output Hold from Address Change	5		5		5		ns
t _{ACE}	$\overline{CE}$ LOW to Data Valid		35		45		55	ns
t _{LZCE}	$\overline{CE}$ LOW to Low Z ^[7]	5		5		5		ns
t _{HZCE}	$\overline{CE}$ HIGH to High Z ^[7, 8]		30		30		30	ns
t _{PU}	$\overline{CE}$ LOW to Power-Up	0		0		0		ns
t _{PD}	$\overline{CE}$ HIGH to Power-Down		20		20		20	ns
WRITE CYCLE ^[9]								
t _{WC}	Write Cycle Time	35		45		55		ns
t _{SCE}	$\overline{CE}$ LOW to Write End	35		45		45		ns
t _{AW}	Address Set-Up to Write End	35		45		45		ns
t _{HA}	Address Hold from Write End	0		0		10		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	$\overline{WE}$ Pulse Width	20		25		25		ns
t _{SD}	Data Set-Up to Write End	20		25		25		ns
t _{HD}	Data Hold from Write End	10		10		10		ns
t _{HZWE}	$\overline{WE}$ LOW to High Z ^[7]		20		25		25	ns
t _{LZWE}	$\overline{WE}$ HIGH to Low Z ^[7, 8]	0		0		0		ns

Notes:

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices.
- t_{HZCE} and t_{HZWE} are specified with $C_L = 5$ pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady state voltage.
- The internal write time of the memory is defined by the overlap of $\overline{CE}$ LOW and $\overline{WE}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timings should be referenced to the rising edge of the signal that terminates the write.
- $\overline{WE}$ is HIGH for read cycle.
- Device is continuously selected, $\overline{CE} = V_{IL}$.
- Address valid prior to or coincident with $\overline{CE}$ transition low.
- If $\overline{CE}$ goes HIGH simultaneously with $\overline{WE}$ HIGH, the output remains in a high-impedance state.

Switching Waveforms


Read Cycle No. 1^[10,11]



2147-5


Switching Waveforms (continued)

Read Cycle No. 2^[10, 12]




2147-6

Write Cycle No. 1 (WE Controlled)^[9]



2147-7

Write Cycle No. 2 (CE Controlled)^[9, 13]



2147-8

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY2147-35PC	P3	Commercial
	CY2147-35DC	D4	
45	CY2147-45PC	P3	Commercial
	CY2147-45DC	D4	
	CY2147-45DMB	D4	Military
55	CY2147-55PC	P3	Commercial
	CY2147-55DC	D4	
	CY2147-55DMB	D4	Military

2

SRAMS

MILITARY SPECIFICATIONS

Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL} Max.	1, 2, 3
I _{Ix}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3
I _{SB1}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7, 8, 9, 10, 11
t _{AA}	7, 8, 9, 10, 11
t _{OHA}	7, 8, 9, 10, 11
t _{ACE}	7, 8, 9, 10, 11
WRITE CYCLE	
t _{WC}	7, 8, 9, 10, 11
t _{SCE}	7, 8, 9, 10, 11
t _{AW}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t _{SA}	7, 8, 9, 10, 11
t _{PWE}	7, 8, 9, 10, 11
t _{SD}	7, 8, 9, 10, 11
t _{HD}	7, 8, 9, 10, 11

Document #: 38-00023-B