8-bit Proprietary Microcontrollers

CMOS

F²MC-8FX MB95100B Series

MB95107B/F108BS/F108BW/R107B/D108BS/ MB95D108BW/FV100D-101

■ DESCRIPTION

The MB95100B series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURE

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instruction
- Bit manipulation instructions etc.
- Clock
 - Main clock
 - Main PLL clock
 - Sub clock (for dual clock product)
 - Sub PLL clock (for dual clock product)

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL: http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

- Timer
 - 8/16-bit compound timer × 2 channels
 - 16-bit reload timer
 - 8/16-bit PPG × 2 channels
 - 16-bit PPG × 2 channels
 - Timebase timer
 - Watch prescaler (for dual clock product)
- FRAM

2K bytes FRAM is loaded (MB95R107B/MB95D108BS/MB95D108BW only)

- LIN-UART
 - · Full duplex double buffer
 - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
- UART/SIO
 - Full duplex double buffer
 - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
- I²C*

Built-in wake-up function

- External interrupt
 - Interrupt by edge detection (rising, falling, or both edges can be selected)
 - Can be used to recover from low-power consumption (standby) modes.
- 8/10-bit A/D converter

8-bit or 10-bit resolution can be selected.

- Low-power consumption (standby) mode
 - Stop mode
 - Sleep mode
 - Watch mode (for dual clock product)
 - Timebase timer mode
- I/O port
 - The number of maximum ports
 - Single clock product : 55 ports
 - Dual clock product : 53 ports
 - Port configuration
 - General-purpose I/O ports (N-ch open drain)

Other than MB95D108BS/MB95D108BW/MB95R107B : 6 ports MB95D108BS/MB95D108BW/MB95R107B : 4 ports

• General-purpose I/O ports (CMOS)

Single clock product : 49 ports

Dual clock product : 47 ports

*: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP

	Part number	MDOS407D	MB95F108BS/	MD05D407D*3	MB95D108BS/ MB95D108BW	
Pa	rameter	MB95107B	MB95F108BW	MB95R107B*3		
Туј	ре	MASK ROM product	Flash memory product	MASK ROM product	Flash memory product	
RC	M capacity	48K bytes	60K bytes	48K bytes	60K bytes	
RA	M capacity		2K l	oytes		
FR	AM capacity	ľ	No 2K bytes		bytes	
Re	set output		N	lo		
Option*4	Clock system	Selectable Single/Dual clock*1	Single/Dual clock*2	Selectable Single/Dual clock*1	Single/Dual clock*2	
Opti	Low voltage detection reset		N	No		
Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8, and 16 bits Minimum instruction execution time : 61.5 ns (at machine clock free linterrupt processing time : 0.6 μs (at machine clock free linterrupt processing time).						
	General purpose I/O ports	• Single clock product : 55 ports (N-ch open drain *5 : 4/6 ports, CMOS : 49 ports) • Dual clock product : 53 ports (N-ch open drain *5 : 4/6 ports, CMOS : 47 ports)				
	Timebase timer	Interrupt cycle: 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)				
	Watchdog timer	Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 kHz (for dual clock product) : Min 250 ms				
	Wild register	Capable of replacing	3 bytes of ROM data			
eral functions	I ² C	Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function				
Periphera	UART/SIO	Data transfer capable in UART/SIO Full duplex double buffer, Variable data length (5/6/7/8-bit), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable				
	LIN-UART	Dedicated reload timer allowing a wide range of communication speeds to be set. Full duplex double buffer. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable LIN functions available as the LIN master or LIN slave.				
8/10-bit A/D converter (12 channels) 8-bit or 10-bit resolution can be selected.						

(Continued)

	Part number		MB95F108BS/		MB95D108BS/			
Pa	rameter	MB95107B	MB95F108BW	MB95R107B* ³	MB95D108BW			
	16-bit reload timer	output Count clock : 7 inter	Two clock modes and two counter operating modes can be selected. Square wave form output Count clock: 7 internal clocks and external clock can be selected. Counter operating mode: reload mode or one-shot mode can be selected.					
	8/16-bit compound timer (2 channels)	channel". Built-in timer functio wave form output	Built-in timer function, PWC function, PWM function, capture function and square					
	16-bit PPG (2 channels)	Counter operating c	WMM mode or one-shot mode can be selected. Counter operating clock: Eight selectable clock sources Support for external trigger start					
ctions	8/16-bit PPG (2 channels)	Each channel of the PPG can be used as "8-bit PPG \times 2 channels" or "16-bit PPG \times 1 channel". Counter operating clock: Eight selectable clock sources						
Peripheral functions	Watch counter (for dual clock product)	Count clock: Four selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s) Counter value can be set from 0 to 63. (Capable of counting for 1 minute when selecting clock source 1 second and setting counter value to 60)						
Peri	Watch prescaler (for dual clock product)	4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s)						
	External interrupt (12 channels)		etection (rising, falling, o		elected.)			
	Flash memory	Supports automatic programming, Embedded Algorithm™*6 Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of write/erase cycles (Minimum): 10000 times Data retention time: 20 years Erase can be performed on each block Boot block configuration Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash						
Sta	andby mode	Sleep, stop, watch (for dual clock product),	and timebase timer				

^{*1 :} Specify clock mode when ordering MASK ROM.

Note: Part number of the evaluation products in MB95100B series is MB95FV100D-101. When using it, the MCU board (MB2146-301A) is required.

^{*2:} MB95F108BS/MB95D108BS is single clock and MB95F108BW/MB95D108BW is dual clock.

^{*3 :} This device is under development.

^{*4 :} For details of option, refer to "■ MASK OPTION".

^{*5 :} MB95D108BS/D108BW/R107B contain 4 general-purpose I/O ports for N-ch open drain. Port number other than MB95D108BS/D108BW/R107B has 6 general-purpose I/O ports for N-ch open drain.

^{*6:} Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

■ SELECT OF OSCILLATION STABILIZATION WAIT TIME (MASK ROM PRODUCT ONLY)

For the MASK ROM product, you can set the mask option when ordering MASK ROM to select the initial value of main clock oscillation stabilization wait time from among the following four values.

Note that the evaluation and Flash memory products are fixed their initial value of main clock oscillation stabilization wait time at the maximum value.

Select of oscillation stabilization wait time	Remarks
(2 ² – 2) /Fcн	0.5 μs (at main oscillation clock 4 MHz)
(2 ¹² – 2) /Fcн	Approx. 1.02 ms (at main oscillation clock 4 MHz)
(2 ¹³ – 2) /Fcн	Approx. 2.05 ms (at main oscillation clock 4 MHz)
(2 ¹⁴ – 2) /Fcн	Approx. 4.10 ms (at main oscillation clock 4 MHz)

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95107B MB95R107B	MB95F108BS/F108BW MB95D108BS/D108BW	MB95FV100D-101
FPT-64P-M03	0	0	X
FPT-64P-M09	0	0	×
BGA-224P-M08	X	X	0

 \bigcirc : Available \times : Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

• Notes on Using Evaluation Products

The evaluation product has not only the functions of the MB95100B series but also those of other products to support software development for multiple series and models of the F2MC-8FX family. The I/O addresses for peripheral resources not used by the MB95100B series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or written unexpectedly).

Also, as the read values of prohibited addresses on the evaluation product are different to the values on the Flash memory and MASK ROM products, do not use these values in the program.

The evaluation product do not support the functions of some bits in single-byte registers. Read/write access to these bits does not cause hardware malfunctions. The evaluation, Flash memory, and MASK ROM products are designed to behave completely the same way in terms of hardware and software.

• Difference of Memory Spaces

If the amount of memory on the evaluation product is different from that of the Flash memory or MASK ROM product, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "■ CPU CORE".

• Current Consumption

The current consumption of Flash memory product is greater than for MASK ROM product. For details of current consumption, refer to "■ ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, refer to "
PACKAGES AND CORRESPONDING PRODUCTS" and "
PACKAGE DIMENSIONS".

Operating voltage

The operating voltage are different among the evaluation, Flash memory, and MASK ROM products.


For details of operating voltage, refer to "

ELECTRICAL CHARACTERISTICS".

• Difference between RST and MOD pins

The input type of \overline{RST} and MOD pins is CMOS input on the Flash memory product. The \overline{RST} and MOD pins are hysteresis inputs on the MASK ROM product. A pull - down resistor is provided for the MOD pin of the MASK ROM product.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION


Pin no.	Pin name	I/O circuit type*	Function	
1	AVcc	_	A/D converter power supply pin	
2	AVR	_	A/D converter reference input pin	
3	PE3/INT13			
4	PE2/INT12	P	General-purpose I/O port	
5	PE1/INT11		The pins are shared with the external interrupt input.	
6	PE0/INT10			
7	P83			
8	P82		Canaval mumana I/O mant	
9	P81	0	General-purpose I/O port	
10	P80			
11	P71/TI0	Н	General-purpose I/O port. The pin is shared with 16 - bit reload timer ch.0 input.	
12	P70/TO0		General-purpose I/O port. The pin is shared with 16 - bit reload timer ch.0 output.	
13	MOD	В	An operating mode designation pin	
14	X0	Α	Main clock input oscillation pin	
15	X1		Main clock input/output oscillation pin	
16	Vss	_	Power supply pin (GND)	
17	Vcc	_	Power supply pin	
18	PG0	Н	General-purpose I/O port.	
19	PG2/X1A	H/A	Single-system product is general-purpose port (PG2). Dual-system product is sub clock input/output oscillation pin (32 kHz).	
20	PG1/X0A	TI/A	Single-system product is general-purpose port (PG1). Dual-system product is sub clock input oscillation pin (32 kHz).	
21	RST	B'	Reset pin	
22	P00/INT00			
23	P01/INT01			
24	P02/INT02]		
25	P03/INT03		General-purpose I/O port.	
26	P04/INT04	С	The pins are shared with external interrupt input. Large current port.	
27	P05/INT05]		
28	P06/INT06	1		
29	P07/INT07	1		
30	P10/UI0	G	General-purpose I/O port. The pin is shared with UART/SIO ch.0 data input.	

Pin no.	Pin name	I/O circuit type*	Function
31	P11/UO0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 data output.
32	P12/UCK0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 clock I/O.
33	P13/TRG0/ ADTG	Н	General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D converter trigger input (ADTG).
34	P14/PPG0		General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 output.
35	P20/PPG00		General-purpose I/O port.
36	P21/PPG01		The pins are shared with 8/16-bit PPG ch.0 output.
37	P22/TO00	Н	General-purpose I/O port.
38	P23/TO01	1 ''	The pins are shared with 8/16-bit compound timer ch.0 output.
39	P24/EC0		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 clock input.
40	P50/SCL0		General-purpose I/O port (Except MB95R107B , MB95D108BS, and MB95D108BW) . The pin is shared with I ² C ch.0 clock I/O.
41	P51/SDA0		General-purpose I/O port (Except MB95R107B, MB95D108BS, and MB95D108BW) . The pin is shared with I ² C ch.0 data I/O.
42	P52/PPG1	Н	General-purpose I/O port. The pin is shared with 16-bit PPG ch.1 output.
43	P53/TRG1		General-purpose I/O port. The pin is shared with 16-bit PPG ch.1 trigger input.
44	P60/PPG10		General-purpose I/O port.
45	P61/PPG11		The pins are shared with 8/16-bit PPG ch.1 output.
46	P62/TO10		General-purpose I/O port.
47	P63/TO11		The pins are shared with 8/16-bit compound timer ch.1 output.
48	P64/EC1	K	General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.1 clock input.
49	P65/SCK		General-purpose I/O port. The pin is shared with LIN-UART clock I/O.
50	P66/SOT		General-purpose I/O port. The pin is shared with LIN-UART data output.
51	P67/SIN	L	General-purpose I/O port. The pin is shared with LIN-UART data input.


Pin no.	Pin name	I/O circuit type*	Function	
52	P43/AN11			
53	P42/AN10	J	General-purpose I/O port.	
54	P41/AN09	J	The pins are shared with A/D converter analog input.	
55	P40/AN08			
56	P37/AN07			
57	P36/AN06			
58	P35/AN05			
59	P34/AN04	J	General-purpose I/O port.	
60	P33/AN03	J	The pins are shared with A/D converter analog input.	
61	P32/AN02			
62	P31/AN01			
63	P30/AN00			
64	AVss	_	A/D converter power supply pin (GND)	

^{* :} For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
I	Standby control Digital output CMOS input Hysteresis input	 N-ch open drain output CMOS input Hysteresis input P-ch transistor is existed in MB95D108BS, MB95D108BW, and MB95R107B.
J	Pull-up control Pigital output Digital output Analog input A/D control Standby control Input	CMOS output Hysteresis input Analog input With pull-up control
К	P-ch Digital output Digital output Hysteresis input	CMOS output Hysteresis input
L	P-ch Digital output Digital output CMOS input Hysteresis input	CMOS output CMOS input Hysteresis input
0	Standby control ————————————————————————————————————	N-ch open drain output Hysteresis input (Continued)



■ HANDLING DEVICES

• Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

Latch-up may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between V_{CC} pin and V_{SS} pins.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

Also, take care to prevent the analog power supply voltage (AVcc, AVR) and analog input voltage from exceeding the digital power supply voltage (Vcc) when the analog system power supply is turned on or off.

• Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the V_{CC} power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

• Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

■ PIN CONNECTION

Treatment of Unused Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage.

Unused input pins should always be pulled up or down through resistance of at least 2 $k\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is an unused output pin, make it open.

• Treatment of Power Supply Pins on A/D Converter

Connect to be $AV_{CC} = V_{CC}$ and $AV_{SS} = AVR = V_{SS}$ even if the A/D converter is not in use. Noise riding on the AV_{CC} pin may cause accuracy degradation. So, connect approx. 0.1 μ F ceramic capacitor as a bypass capacitor between AV_{CC} and AV_{SS} pins in the vicinity of this device.

• Power Supply Pins

In products with multiple $V_{\rm CC}$ or $V_{\rm SS}$ pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between V_{CC} and V_{SS} pins near this device.

Mode Pin (MOD)

Connect the MOD pin directly to Vcc or Vss pins.

To prevent the device unintentionally entering the test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pin to Vcc or Vss pin and to provide a low-impedance connection.

Analog Power Supply

Always set the same potential to AV_{CC} and V_{CC} pins. When $V_{CC} > AV_{CC}$, the current may flow through the AN00 to AN11 pins.

Precautions for Use of FRAM

When the device is connected to I^2C external pins (SCL0 and SDA0), the device with the same slave addresses (1010000 $_B$ to 1010111 $_B$) as built-in FRAM cannot be used.

When built-in FRAM is used without connecting the device to I^2C external pins, external pull-up resistor (1.1k Ω or more) should be connected to SCL0 and SDA0 pins.

P50 and P51 cannot be used in MB95R107B, MB95D108BS, and MB95D108BW.

■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

• Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

Package	Applicable adapter model	Parallel programmers
FPT-64P-M03	TEF110-108F35AP	AF9708 (Ver 02.35G or more) AF9709/B (Ver 02.35G or more)
FPT-64P-M09	TEF110-108F36AP	AF9703/B (Ver 02.03G of filore) AF9723+AF9834 (Ver 02.08E or more)

Note: For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380

Sector Configuration

The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:

Flash memory	CPU address	Programmer address*	
SA1 (4K bytes)	1000н	710 0 0 _H	
, , ,	1FFFн	71FFF _H	ᆂ
SA2 (4K bytes)	2000н	72000 _H	Lower bank
	2FFFн	72FFFн	J WG
SA3 (4K bytes)	3000н	73000 _H]]
, ,	3FFFн	73FFFн	
SA4 (16K bytes)	4000н	74000н	
	7FFFн	77FFF _H	
SA5 (16K bytes)	8000н	78000 _H	
, , ,	BFFFн	7BFFF _H	
SA6 (4K bytes)	С000н	7 С 000н	논
	CFFFH	7CFFF _H	pa
SA7 (4K bytes)		7 <u>D</u> 000н — —	Upper bank
	DFFFH	7DFFFн	
SA8 (4K bytes)	Е000н	7E000H	
	EFFFH	7EFFFн	
SA9 (4K bytes)	F000 _H	7F000 _H	
(<u>FFFF</u> +	7FFFF _H	


^{*:} Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.

• Programming Method

- 1) Set the type code of the parallel programmer to 17226.
- 2) Load program data to parallel programmer addresses 71000_H to 7FFFF_H.
- 3) Programmed by parallel programmer

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

■ BLOCK DIAGRAM




- *1 : Single clock product is general-purpose port, and dual clock product is sub clock oscillation pin.
- *2: P50 and P51 cannot be used in MB95R107B, MB95D108BS, and MB95D108BW.
- *3: MB95R107B, MB95D108BS, and MB95D108BW only

■ CPU CORE

1. Memory space

Memory space of the MB95100B series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95100B series is shown below.



2. Register

The MB95100B series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored

Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of

an 8-bit data processing instruction, the lower 1 byte is used.

Temporary accumulator (T) : A 16-bit register which performs arithmetic operations with the accumulator.


In the case of an 8-bit data processing instruction, the lower 1 byte is used.

Index register (IX) : A 16-bit register for index modification


Extra pointer (EP) : A 16-bit pointer to point to a memory address Stack pointer (SP) : A 16-bit register to indicate a stack area

Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and


a condition code register



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (Refer to the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:



The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080H to 00FFH.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
XXX _B (no effect to mapping)	0000н to 007Fн	0000н to 007Fн (without mapping)
000 _B (initial value)		0080н to 00FFн (without mapping)
001в		0100н to 017Fн
010в	0080н to 00FFн	0180н to 01FFн
011в		0200н to 027Fн
100в		0280н to 02FFн
101в		0300н to 037Fн
110в		0380н to 03FFн
111в		0400н to 047Fн

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0". The flag is cleared to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by these bits.

IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	↑
1	0	2	↓
1	1	3	Low = no interruption

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is set to "0".

Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.


V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise.

C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8-register. Up to a total of 32 banks can be used on the MB95100B series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).



■ FRAM

• Slave address of FRAM

FRAM operates as one of the slave devices connected to the I²C, and the I²C is used to read from or write to FRAM. When data is transferred by the I²C, the slave address of FRAM is shown below.


			Slave a	ddress (7 bits)	R/W bit
;	Slave ID (4 bits)			Page select bit* (3 bits)	(1 bit)
1	0	1	0	000B: page 0 001B: page 1 010B: page 2 011B: page 3 100B: page 4 101B: page 5 110B: page 6 111B: page 7	0 : at write 1 : at read


^{*:} Page select bit: Set the value corresponding to the accessed page

• Memory configuration of FRAM

The capacitance of the built-in FRAM is 2 Kbytes. The memory configuration of FRAM consists of 8 pages as follows. The capacitance of each page is 256 bytes.

	ionovo. The superiumes of each page to 200 System								
Page	Address	Capacitance							
0	00н to FFн	256 bytes							
1	00н to FFн	256 bytes							
2	00н to FFн	256 bytes							
3	00н to FFн	256 bytes							
4	00н to FFн	256 bytes							
5	00н to FFн	256 bytes							
6	00н to FFн	256 bytes							
7	00н to FFн	256 bytes							





Notes: • When the device is connected to I²C external pins (SCL0 and SDA0), the device with the same addresses (1010000_B to 1010111_B) as built-in FRAM cannot be used.

- When FRAM is used without connecting the device built into the pull-up resistor to I^2C external pins, external pull-up resistor (1.1 k Ω or more) should be connected to SCL0 and SDA0 pins.
- P50 and P51 cannot be used in MB95R107B, MB95D108BS, and MB95D108BW.

■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000В
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	PLLC	PLL control register	R/W	0000000В
0007н	SYCC	System clock control register	R/W	1010Х011в
0008н	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	0000000в
000Дн	_	(Disabled)		_
000Ен	PDR2	Port 2 data register	R/W	0000000в
000Fн	DDR2	Port 2 direction register	R/W	0000000в
0010н	PDR3	Port 3 data register	R/W	0000000в
0011н	DDR3	Port 3 direction register	R/W	0000000в
0012н	PDR4	Port 4 data register	R/W	0000000в
0013н	DDR4	Port 4 direction register	R/W	0000000в
0014н	PDR5	Port 5 data register	R/W	0000000в
0015н	DDR5	Port 5 direction register	R/W	0000000В
0016н	PDR6	Port 6 data register	R/W	0000000в
0017н	DDR6	Port 6 direction register	R/W	0000000В
0018н	PDR7	Port 7 data register	R/W	0000000в
0019н	DDR7	Port 7 direction register	R/W	0000000В
001Ан	PDR8	Port 8 data register	R/W	0000000в
001Вн	DDR8	Port 8 direction register	R/W	0000000В
001Сн		-	1	
to 0025⊦		(Disabled)	_	_
0026н	PDRE	Port E data register	R/W	0000000в
0027н	DDRE	Port E direction register	R/W	0000000В
0028н, 0029н	_	(Disabled)	_	_
002Ан	PDRG	Port G data register	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
002Вн	DDRG	Port G direction register	R/W	0000000В
002Сн	_	(Disabled)	_	_
002Dн	PUL1	Port 1 pull - up register	R/W	0000000В
002Ен	PUL2	Port 2 pull - up register	R/W	0000000В
002Fн	PUL3	Port 3 pull - up register	R/W	0000000В
0030н	PUL4	Port 4 pull - up register	R/W	0000000В
0031н	PUL5	Port 5 pull - up register	R/W	0000000В
0032н	PUL7	Port 7 pull - up register	R/W	0000000В
0033н		(Disabled)		_
0034н	PULE	Port E pull - up register	R/W	0000000В
0035н	PULG	Port G pull - up register	R/W	0000000В
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch.0	R/W	0000000В
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch.0	R/W	0000000В
0038н	T11CR1	8/16-bit compound timer 11 control status register 1 ch.1	R/W	0000000В
0039н	T10CR1	8/16-bit compound timer 10 control status register 1 ch.1	R/W	0000000В
003Ан	PC01	8/16-bit PPG1 control register ch.0	R/W	0000000В
003Вн	PC00	8/16-bit PPG0 control register ch.0	R/W	0000000В
003Сн	PC11	8/16-bit PPG1 control register ch.1	R/W	0000000В
003Dн	PC10	8/16-bit PPG0 control register ch.1	R/W	0000000В
003Ен	TMCSRH0	16-bit reload timer control status register (Upper byte) ch.0	R/W	0000000В
003Fн	TMCSRL0	16-bit reload timer control status register (Lower byte) ch.0	R/W	0000000В
0040н, 0041н	_	(Disabled)	_	_
0042н	PCNTH0	16-bit PPG control status register (Upper byte) ch.0	R/W	0000000В
0043н	PCNTL0	16-bit PPG control status register (Lower byte) ch.0	R/W	0000000В
0044н	PCNTH1	16-bit PPG control status register (Upper byte) ch.1	R/W	0000000В
0045н	PCNTL1	16-bit PPG control status register (Lower byte) ch.1	R/W	0000000В
0046н, 0047н	_	(Disabled)	_	_
0048н	EIC00	External interrupt circuit control register ch.0/ch.1	R/W	0000000В
0049н	EIC10	External interrupt circuit control register ch.2/ch.3	R/W	0000000В
004Ан	EIC20	External interrupt circuit control register ch.4/ch.5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch.6/ch.7	R/W	0000000В
004Сн	EIC01	External interrupt circuit control register ch.8/ch.9	R/W	0000000В
004Dн	EIC11	External interrupt circuit control register ch.10/ch.11	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
004Ен, 004Fн	_	(Disabled)		_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н	SMC10	UART/SIO serial mode control register 1 ch.0	R/W	0000000В
0057н	SMC20	UART/SIO serial mode control register 2 ch.0	R/W	00100000в
0058н	SSR0	UART/SIO serial status register ch.0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch.0	R/W	0000000В
005Ан	RDR0	UART/SIO serial input data register ch.0	R	0000000В
005Вн to 005Fн	_	(Disabled)	_	_
0060н	IBCR00	I ² C bus control register 0 ch.0	R/W	0000000В
0061н	IBCR10	I ² C bus control register 1 ch.0	R/W	0000000В
0062н	IBSR0	I ² C bus status register ch.0	R	0000000В
0063н	IDDR0	I ² C data register ch.0	R/W	0000000В
0064н	IAAR0	I ² C address register ch.0	R/W	0000000В
0065н	ICCR0	I ² C clock control register ch.0	R/W	0000000В
0066н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
006Ен	ADDH	8/10-bit A/D converter data register (Upper byte)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (Lower byte)	R/W	0000000В
0070н	WCSR	Watch counter status register	R/W	0000000В
0071н		(Disabled)	 	
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector writing control register 0	R/W	0000000в
0074н	SWRE1	Flash memory sector writing control register 1	R/W	0000000В
0075н	_	(Disabled)	 -	_
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	111111111
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	_	_
0F80н	WRARH0	Wild register address setting register (Upper byte) ch.0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (Lower byte) ch.0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch.0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (Upper byte) ch.1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (Lower byte) ch.1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch.1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (Upper byte) ch.2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (Lower byte) ch.2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch.2	R/W	0000000В
0F89н to 0F91н	_	(Disabled)		_
0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch.0	R/W	0000000В
0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch.0	R/W	0000000В
0F94н	T01DR	8/16-bit compound timer 01 data register ch.0	R/W	0000000В
0F95н	T00DR	8/16-bit compound timer 00 data register ch.0	R/W	0000000В
0F96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch.0	R/W	00000000в
0F97н	T11CR0	8/16-bit compound timer 11 control status register 0 ch.1	R/W	0000000В
0F98н	T10CR0	8/16-bit compound timer 10 control status register 0 ch.1	R/W	0000000В
0F99н	T11DR	8/16-bit compound timer 11 data register ch.1	R/W	0000000В
0F9Ан	T10DR	8/16-bit compound timer 10 data register ch.1	R/W	0000000В
0F9Вн	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch.1	R/W	00000000в
0F9Cн	PPS01	8/16-bit PPG1 cycle setting buffer register ch.0	R/W	111111111в
0F9Dн	PPS00	8/16-bit PPG0 cycle setting buffer register ch.0	R/W	111111111в
0F9Ен	PDS01	8/16-bit PPG1 duty setting buffer register ch.0	R/W	111111111в
0F9Fн	PDS00	8/16-bit PPG0 duty setting buffer register ch.0	R/W	111111111в

Address	Register abbreviation	Register name	R/W	Initial value
0ГА0н	PPS11	8/16-bit PPG1 cycle setting buffer register ch.1	R/W	111111111
0FA1н	PPS10	8/16-bit PPG0 cycle setting buffer register ch.1	R/W	111111111
0FA2н	PDS11	8/16-bit PPG1 duty setting buffer register ch.1	R/W	111111111В
0FАЗн	PDS10	8/16-bit PPG0 duty setting buffer register ch.1	R/W	111111111В
0FA4н	PPGS	8/16-bit PPG start register	R/W	0000000В
0ҒА5н	REVC	8/16-bit PPG output inversion register	R/W	0000000В
0FA6н	TMRH0/ TMRLRH0	16-bit timer register (Upper byte) ch.0/ 16-bit reload register (Upper byte) ch.0	R/W	00000000в
0FA7н	TMRL0/ TMRLRL0	16-bit timer register (Lower byte) ch.0/ 16-bit reload register (Lower byte) ch.0	R/W	00000000в
0FA8н, 0FA9н	_	(Disabled)	_	_
0ГААн	PDCRH0	16-bit PPG down counter register (Upper byte) ch.0	R	0000000В
0ҒАВн	PDCRL0	16-bit PPG down counter register (Lower byte) ch.0	R	0000000В
0FACн	PCSRH0	16-bit PPG cycle setting buffer register (Upper byte) ch.0	R/W	111111111В
0FADн	PCSRL0	16-bit PPG cycle setting buffer register (Lower byte) ch.0	R/W	111111111
0FAEн	PDUTH0	16-bit PPG duty setting buffer register (Upper byte) ch.0	R/W	111111111
0FAFн	PDUTL0	16-bit PPG duty setting buffer register (Lower byte) ch.0	R/W	111111111
0FB0н	PDCRH1	16-bit PPG down counter register (Upper byte) ch.1	R	0000000В
0FB1н	PDCRL1	16-bit PPG down counter register (Lower byte) ch.1	R	0000000В
0FB2н	PCSRH1	16-bit PPG cycle setting buffer register (Upper byte) ch.1	R/W	111111111
0FВ3н	PCSRL1	16-bit PPG cycle setting buffer register (Lower byte) ch.1	R/W	111111111
0FВ4н	PDUTH1	16-bit PPG duty setting buffer register (Upper byte) ch.1	R/W	111111111
0FB5н	PDUTL1	16-bit PPG duty setting buffer register (Lower byte) ch.1	R/W	111111111
0FB6н to 0FBBн		(Disabled)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FВЕн	PSSR0	UART/SIO dedicated baud rate generator prescaler select register ch.0	R/W	00000000в
0FBFн	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch.0	R/W	0000000В
0FC0н, 0FC1н	_	(Disabled)	_	_
0FC2н	AIDRH	A/D input disable register (Upper byte)	R/W	0000000В
0FС3н	AIDRL	A/D input disable register (Lower byte)	R/W	0000000В

(Continued)

(Continued)				
Address	Register abbreviation	Register name	R/W	Initial value
0FC4н to 0FE2н		(Disabled)	_	_
0FE3н	WCDR	Watch counter data register	R/W	00111111в
0FE4н to 0FEDн	_	(Disabled)	_	_
0FEEн	ILSR	Input level select register	R/W	0000000В
0FEF _H	WICR	Interrupt pin control register	R/W	01000000в
0FF0н to 0FFFн		(Disabled)		_

• R/W access symbols

R/W : Readable/Writable

R: Read only W: Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to the "(Disabled)". Reading the "(Disabled)" returns an undefined value.

■ INTERRUPT SOURCE TABLE

	Interrupt	Vector tab	le address	Bit name of	Same level	
Interrupt source	request number			interrupt level setting register	priority order (atsimultaneous occurrence)	
External interrupt ch.0	IRQ0	FFF A H	FFFB⊦	L00 [1 : 0]	High	
External interrupt ch.4	InQU	FFFAH	ГГГОН	L00 [1 . 0]	A	
External interrupt ch.1	IRQ1	FFF8 _H	FFF9 _H	L01 [1 : 0]	1	
External interrupt ch.5	InQI	ГГГОН	ГГГЭН	LOT [1.0]		
External interrupt ch.2	IRQ2	FFF6 _H	FFF7 _H	L02 [1 : 0]		
External interrupt ch.6	INQZ	ГГГОН	ГГГ/Н	L02 [1 . 0]		
External interrupt ch.3	IDO2	FFF4		1.02 [1 . 0]		
External interrupt ch.7	IRQ3	FFF4 _H	FFF5 _H	L03 [1 : 0]		
UART/SIO ch.0	IRQ4	FFF2 _H	FFF3 _H	L04 [1 : 0]		
8/16-bit compound timer ch.0 (Lower)	IRQ5	FFF0 _H	FFF1 _H	L05 [1:0]		
8/16-bit compound timer ch.0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1:0]		
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1:0]		
LIN-UART (transmission)	IRQ8	FFEA _H	FFEBH	L08 [1:0]		
8/16-bit PPG ch.1 (Lower)	IRQ9	FFE8 _H	FFE9⊦	L09 [1:0]		
8/16-bit PPG ch.1 (Upper)	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]		
16-bit reload timer ch.0	IRQ11	FFE4 _H	FFE5⊦	L11 [1:0]		
8/16-bit PPG ch.0 (Upper)	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]		
8/16-bit PPG ch.0 (Lower)	IRQ13	FFE0 _H	FFE1 _H	L13 [1 : 0]		
8/16-bit compound timer ch.1 (Upper)	IRQ14	FFDEH	FFDF⊦	L14 [1 : 0]		
16-bit PPG ch.0	IRQ15	FFDСн	FFDD⊦	L15 [1:0]		
I ² C ch.0	IRQ16	FFDA _H	FFDB⊦ı	L16 [1:0]		
16-bit PPG ch.1	IRQ17	FFD8 _H	FFD9⊦	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6н	FFD7 _H	L18 [1:0]		
Timebase timer	IRQ19	FFD4 _H	FFD5⊦	L19 [1:0]		
Watch timer/Watch counter	IRQ20	FFD2 _H	FFD3 _H	L20 [1 : 0]		
External interrupt ch.8						
External interrupt ch.9	IDC04	FEDA	EED4	1.04.14 - 01		
External interrupt ch.10	IRQ21	FFD0 _H	FFD1 _H	L21 [1 : 0]		
External interrupt ch.11						
8/16-bit compound timer ch.1 (Lower)	IRQ22	FFCEH	FFCFH	L22 [1 : 0]	▼	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1 : 0]	Low	

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Parameter	Cumbal	Rat	ing	Unit	Remarks		
Parameter	Symbol	Min	Max	Unit	Remarks		
Power supply voltage*1	Vcc AVcc	Vss - 0.3	Vss + 4.0	V	*2		
	AVR	Vss - 0.3	Vss + 4.0		*2		
Input voltage*1	VI1	Vss - 0.3	Vss + 4.0	V	Other than P80 to P83*3		
input voitage	V _{I2}	Vss - 0.3	Vss + 6.0	\ \ \	P80 to P83		
Output voltage*1	Vo	Vss - 0.3	Vss + 4.0	V	*3		
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	Applicable to pins*4		
Total maximum clamp current	Σ CLAMP	_	20	mA	Applicable to pins*4		
"L" level maximum	lo _{L1}		15	mΛ	Other than P00 to P07		
output current	lol2	_	15	mA	P00 to P07		
"L" level average	lolav1		4	- mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)		
current	lolav2		12	IIIA	P00 to P07 Average output current = operating current × operating ratio (1 pin)		
"L" level total maximum output current	Σ loL	_	100	mA			
"L" level total average output current	Σ lolav	_	50	mA	Total average output current = operating current × operating ratio (Total of pins)		
"H" level maximum	І он1		– 15	mA	Other than P00 to P07		
output current	І он2	_	– 15	IIIA	P00 to P07		
"H" level average	Iohav1		- 4	mΛ	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)		
current	Iонаv2	_	- 8	- mA	P00 to P07 Average output current = operating current × operating ratio (1 pin)		
"H" level total maximum output current	ΣІон	_	- 100	mA			
"H" level total average output current	ΣΙοнαν	_	- 50	mA	Total average output current = operating current × operating ratio (Total of pins)		

(Continued)

Davamatav	Cymahal	Rat	ting	11	D amento	
Parameter	Symbol	Min	Max	Unit	Remarks	
Power consumption	Pd	_	320	mW		
Operating temperature	TA	- 40	+ 85	°C		
Storage temperature	Tono	- 55	+ 150	°C	MB95107B, MB95F108BS, MB95F108BW	
Storage temperature	Тѕтс	- 40	+ 125		MB95R107B, MB95D108BS, MB95D108BW	

- *1 : The parameter is based on $AV_{SS} = V_{SS} = 0.0 \text{ V}.$
- *2 : Apply equal potential to AVcc and Vcc. AVR should not exceed AVcc + 0.3 V.
- *3: V_{I1} and Vo should not exceed $V_{CC} + 0.3$ V. V_{I1} must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_{I1} rating.
- *4 : Applicable to pins : P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P52, P53, P70, P71, PE0 to PE3, PG0
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The + B signal is an input signal that exceeds Vcc voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
 potential may pass through the protective diode and increase the potential at the Vcc pin, and this affects
 other devices.
 - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Davamatav	Sym-	Din nome	Candition	Va	lue	Unit	Domouleo	
Parameter	bol	Pin name	Condition	Min	Max	Unit	Remarks	
		_	_	1.8*	3.3		At normal operating, Flash memory product, $T_A = -10$ °C to +85 °C	
		_		1.8*	3.6		At normal operating, MASK ROM product, T _A = -10 °C to +85 °C	
		_		2.0*	3.3		At normal operating, Flash memory product, $T_A = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$	
	Vcc, AVcc	_		2.0*	3.6		At normal operating, MASK ROM product, T _A = -40 °C to +85 °C	
Power supply voltage		_	_	2.7	3.3	V	At normal operating, Flash memory product, At FRAM access, $T_A = -40$ °C to +85 °C	
		_		2.7	3.6		At normal operating, MASK ROM product, At FRAM access, T _A = -40 °C to +85 °C	
		_		2.6	3.6		MB95FV100D-101 T _A = +5 °C to +35 °C	
		_	_	1.5	3.3		Retain status in stop mode, Flash memory product	
				1.5	3.6		Retain status in stop mode, MASK ROM product	
A/D converter reference input voltage	AVR	_	_	1.8	AVcc	V		
Operating temperature	TA	_	_	- 40	+ 85	°C		

^{*:} The values vary with the operating frequency.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

Parameter	Sym- bol	Pin name	Conditions	Value			11	Domostro
				Min	Тур	Max	Unit	Remarks
"H" level input voltage	V _{IH1}	P10, P67	*1	0.7 Vcc	_	Vcc + 0.3	V	At selecting CMOS input level
	V _{IH2}	P50, P51		0.7 Vcc		Vss + 5.5	V	At selecting CMOS input level MB95F108BS, MB95F108BW, MB95107B, MB95FV100D-101
						Vcc + 0.3		At selecting CMOS input level MB95D108BS, MB95D108BW, MB95R107B
	ViHS1	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P52, P53, P60 to P67, P70, P71, PE0 to PE3, PG0, PG1*2, PG2*2	*1	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
	V _{IHS2}	P80 to P83	*1	0.8 Vcc		Vss + 5.5	V	Hysteresis input
	V _{IHS3}	P50, P51	_	0.8 Vcc	_	Vss + 5.5	V	Hysteresis input MB95F108BS, MB95F108BW, MB95107B, MB95FV100D-101
					_	Vss + 5.0		Hysteresis input MB95D108BS, MB95D108BW, MB95R107B
	Vінм	RST, MOD	_	0.7 Vcc	—	Vcc + 0.3	V	CMOS input (Flash memory product)
			_	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input (MASK ROM product)

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, T_A = $-40~^{\circ}C$ to $~+85~^{\circ}C)$

Dawamataw	Sym- bol	Pin name	Conditions	Value			Unit	Domouko
Parameter			Conditions	Min	Тур	Тур Мах		Remarks
"L" level input voltage	VIL	P10, P50, P51, P67	*1	Vss - 0.3	_	0.3 Vcc	V	At selecting CMOS input level (Hysteresis input)
	VILS	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P80 to P83, PE0 to PE3, PG0, PG1*2, PG2*2	*1	Vss - 0.3		0.2 Vcc	V	Hysteresis input
	VILM	RST, MOD	_	Vss - 0.3	_	0.3 Vcc	V	CMOS input (Flash memory product)
			_	Vss - 0.3		0.2 Vcc	V	Hysteresis input (MASK ROM product)
Input leakage current (Hi-Z output leakage current)	lu	Port other than P50, P51, P80 to P83	0.0 V < Vı < Vcc	– 5	_	+ 5	μΑ	When the pull-up is prohibition setting
"H" level output voltage	V _{OH1}	Output pin other than P00 to P07	$I_{OH} = -4.0 \text{ mA}$	2.4	_	_	٧	
	V _{OH2}	P00 to P07	Iон = $-8.0 mA$	2.4	_	_	V	
"L" level output voltage	V _{OL1}	Output pin other than P00 to P07	IoL = 4.0 mA		_	0.4	V	
	V _{OL2}	P00 to P07	IoL = 12 mA	_		0.4	V	
	V _{D1}	P80 to P83		Vss - 0.3		Vss + 5.5		
Open-drain output application voltage	V _{D2}	P50, P51	_	Vss - 0.3		Vss + 5.5	+ 5.5 V	MB95F108BS, MB95F108BW, MB95107B
						Vcc + 0.3		MB95D108BS, MB95D108BW, MB95R107B
Open-drain output leakage current	ILIOD	P50, P51, P80 to P83	0.0 V < V _I < V _{SS} + 5.5 V	_	_	5	μΑ	

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

Davamatav	Sym- bol	Pin name	Conditions	Value				Domonto
Parameter				Min	Тур	Max	Unit	Remarks
Pull-up resistor	Rpull	P10 to P14, P20 to P24, P30 to P37, P40 to P43, P52, P53, P70, P71, PE0 to PE3, PG0, PG1*2, PG2*2	V _I = 0.0 V	25	50	100	kΩ	When the pull-up is permission setting
Pull-down resistor	Rмоd	MOD	Vı = Vcc	25	50	100	kΩ	MASK ROM product
Input capacitance	CIN	Other than AVcc, AVss, AVR, Vcc, Vss	f = 1 MHz	_	5	15	pF	
Power supply current*3	Icc	Vcc (External clock operation)	F _{CH} = 20 MHz F _{MP} = 10 MHz Main clock mode (divided by 2)	_	11.0	14.0	mA	MB95F108BS, MB95F108BW (at other than Flash memory writing and erasing)
				_	30.0	35.0	mA	MB95F108BS, MB95F108BW (at Flash memory writing and erasing)
				_	7.3	10.0	mA	MB95107B
			F _{CH} = 32 MHz F _{MP} = 16 MHz Main clock mode (divided by 2)	_	17.6	22.4	mA	MB95F108BS, MB95F108BW (at other than Flash memory writing and erasing)
				_	38.1	44.9	mA	MB95F108BS, MB95F108BW (at Flash memory writing and erasing)
				_	11.7	16.0	mA	MB95107B
			FCH = 20 MHz FMP = 10 MHz Main clock mode (divided by 2) When FRAM read and write (fSCL = 400 kHz)	_	11.1	15.0	mA	MB95D108BS, MB95D108BW (at other than Flash memory writing and erasing)
				_	30	35	mA	MB95D108BS, MB95D108BW (at Flash memory write and erase)
					7.4	11.0	mA	MB95R107B

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

	Sym-	D:			Value		Ī	
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
loc			FcH = 32 MHz FMP = 16 MHz Main clock mode	_	17.7	22.5	mA	MB95D108BS, MB95D108BW (at other than Flash memory writing and erasing)
		(divided by 2) When FRAM read and write (fscl = 400 kHz)		38.1	44.9	mA	MB95D108BS, MB95D108BW (at Flash memory write and erase)	
					11.8	16.1	mA	MB95R107B
Power supply current*3	Iccs		F _{CH} = 20 MHz F _{MP} = 10 MHz Main Sleep mode (divided by 2)	_	4.5	6.0	mA	
	ICCS		FcH = 32 MHz FMP = 16 MHz Main Sleep mode (divided by 2)	_	7.2	9.6	mA	
	Iccl	Vcc (External clock operation)	$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub clock mode (divided by 2), $T_{A} = +25 \text{ °C}$		25	35	μА	
	Iccls		F _{CL} = 32 kHz F _{MPL} = 16 kHz Sub sleep mode (divided by 2), T _A = +25 °C	_	7	15	μА	
	Ісст		FcL = 32 kHz Watch mode		2	10	μА	Flash memory product
			Main stop mode $T_A = +25 ^{\circ}C$	_	1	5	μΑ	MASK ROM product
	ICCMPLL		F _{CH} = 4 MHz F _{MP} = 10 MHz		10	14	mA	Flash memory product
			Main PLL mode (multiplied by 2.5)		6.7	10.0	mA	MASK ROM product
			F _{CH} = 6.4 MHz F _{MP} = 16 MHz		16.0	22.4	mA	Flash memory product
			Main PLL mode (multiplied by 2.5)	—	10.8	16.0	mA	MASK ROM product

(Continued)

(Continued)

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
raiametei	bol	Fili liallie	Conditions	Min	Тур	Max	Oill	nemarks
Power supply current*3	Iccspll		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 128 \text{ kHz}$ $Sub \text{ PLL mode}$ $(\text{multiplied by 4}),$ $T_{A} = +25 \text{ °C}$		190	250	μΑ	
	Істѕ	Vcc (External clock operation)	F _{CH} = 10 MHz Timebase timer mode T _A = +25 °C	_	0.4	0.5	mA	
	Іссн		Sub stop mode T _A = +25 °C		1	5	μА	
	lΑ		F _{CH} = 10 MHz At operating of A/D conversion		1.3	2.2	mA	
	Іан	AV cc	F _{CH} = 10 MHz At stopping of A/D conversion T _A = +25 °C	_	1	5	μΑ	

^{*1:} P10, P50, P51, and P67 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).

- Refer to "4. AC characteristics (1) Clock Timing" for Fch and Fcl.
- Refer to "4. AC characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.

^{*2:} Single clock product only


^{*3 :} Power supply current is regulated by external clock.


4. AC Characteristics


(1) Clock Timing


(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

				(VCC = 3.3 V, AVSS = VSS = 0.0 V, IA = -40 C 10 + 65 C				
Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
raiametei	bol	riiiiiaiiie	Conditions	Min	Тур	Max	Oiiit	Hemarks
				1.00	_	16.25	MHz	When using main oscillation circuit
				1.00	_	32.50	MHz	When using external clock
	Fсн	X0, X1		3.00	_	10.00	MHz	Main PLL multiplied by 1
				3.00	_	8.13	MHz	Main PLL multiplied by 2
				3.00	_	6.50	MHz	Main PLL multiplied by 2.5
Clock frequency				3.00		4.06	MHz	Main PLL multiplied by 4
	Fc. :				32.768		kHz	When using sub oscillation circuit
		X0A, X1A	_	_	32.768	_	kHz	When using sub PLL Flash memory product: Vcc = 2.3 V to 3.3 V MASK ROM product: Vcc = 2.3 V to 3.6 V
	t HCYL	X0, X1		61.5	_	1000	ns	When using main oscillation circuit
Clock cycle time				30.8	_	1000	ns	When using external clock
	tLCYL	X0A, X1A			30.5	_	μs	When using sub oscillation circuit, When using external clock
Input clock pulse width	twH1	X0		61.5	_		ns	When using external clock, duty ratio is about
Input clock pulse width	twH2	X0A			15.2		μs	30% to 70%.
Input clock rise time and fall time	tcr tcr	X0, X0A			_	10	ns	When using external clock











(2) Source Clock/Machine Clock


(Vcc = 3.3 V, AVss = Vss = 0.0 V,
$$T_A = -40 \,^{\circ}\text{C}$$
 to $+85 \,^{\circ}\text{C}$)


Parameter	Sym-	Pin		Value		Unit	Remarks
Parameter	bol	name	Min	Тур	Max		nemarks
Source clock cycle time*1	tsclk		61.5		2000	ns	When using main clock Min: FcH = 8.125 MHz, PLL multiplied by 2 Max: FcH = 1 MHz, divided by 2
(Clock before setting division)	ISCLK	_	7.6		61.0	μs	When using sub clock Min: F _{CL} = 32 kHz, PLL multiplied by 4 Max: F _{CL} = 32 kHz, divided by 2
Source clock	Fsp		0.5	_	16.25	MHz	When using main clock
frequency	FSPL		16.384	_	131.072	kHz	When using sub clock
Machine clock cycle time*2	tmclk		100		32000	ns	When using main clock Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
(Minimum instruction execution time)	IMCLK		7.6		976.5	μs	When using sub clock Min: F _{SPL} = 131 kHz, no division Max: F _{SPL} = 16 kHz, divided by 16
Machine clock	FMP		0.031	_	16.250	MHz	When using main clock
frequency	FMPL		1.024	_	131.072	kHz	When using sub clock


- *1: Clock before setting division due to machine clock division ratio selection bit (SYCC: DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC: DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follow.
 - Main clock divided by 2
 - PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication)
 - Sub clock divided by 2
 - PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
- *2: Operation clock of the microcontroller. Machine clock can be selected as follow.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16












(3) External Reset

 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Value			Remarks	
Farameter	Symbol	Min	Max	Unit	nemarks	
RST "L" level pulse width		2 tmcLK*1	_	ns	At normal operating	
	t rstl	Oscillation time of oscillator*2 + 2 tmcLk*1	_	ns	At stop mode, sub clock mode, sub sleep mode, and watch mode	

- *1 : Refer to "(2) Source Clock/Machine Clock" for tmclk.
- *2 : Oscillation start time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μ s and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset


(AVss = Vss = 0.0 V, T_A =
$$-40~^{\circ}$$
C to $+85~^{\circ}$ C)

Parameter	Symbol	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	Conditions	Min	Max	Oilit	nemarks
Power supply rising time	t⊓		_	36	ms	
Power supply cutoff time	toff	_	1	_	ms	Waiting time until power-on

Note: The power supply must be turned on within the selected oscillation stabilization time.



Note: Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 20 mV/ms as shown below.




(5) Peripheral Input Timing

(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Value		
raiametei	Symbol	riii iidiile	Min Max		Unit
Peripheral input "H" pulse width	tıшн	INT00 to INT07,	2 t мськ*	_	ns
Peripheral input "L" pulse width	tıнıL	INT10 to INT13, EC0, EC1, TI0, TRG0/ADTG, TRG1	2 tмсLк*	_	ns

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




(6) UART/SIO, Serial I/O Timing

(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

Parameter	Symbol Pin name		Conditions	Val	lue	Unit
raidilletei	Syllibol	Fill Hallie	Conditions	Min	Max	Oill
Serial clock cycle time	tscyc	UCK0		4 t мськ*	_	ns
$UCK \downarrow \to UO$ time	t sLov	UCK0, UO0	Internal clock operation output pin :	- 190	+ 190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	C _L = 80 pF + 1TTL.	2 t мськ*	_	ns
$UCK \uparrow \to valid \; UI \; hold \; time$	tsніх	UCK0, UI0		2 t мськ*	_	ns
Serial clock "H" pulse width	t shsl	UCK0		4 t мськ*	_	ns
Serial clock "L" pulse width	t slsh	UCK0	External clock	4 t мськ*	_	ns
$UCK\downarrow \to UO$ time	t sLov	UCK0, UO0	operation output pin :	0	190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	C∟ = 80 pF + 1TTL.	2 t мськ*		ns
$UCK \uparrow \to valid \; UI \; hold \; time$	t shix	UCK0, UI0		2 t мськ*		ns

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



(7) LIN-UART Timing

Sampling at the rising edge of sampling clock*1 and prohibited serial clock delay*2 (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


 $(Vcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
raidilletei	bol	Pili lialile	Conditions	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	tslovi	SCK, SOT	- operation output pin : -	–95	+ 95	ns
Valid SIN→SCK↑	tıvsнı	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 190		ns
$SCK \uparrow \rightarrow valid SIN hold time$	t shixi	SCK, SIN		0		ns
Serial clock "L" pulse width	tslsh	SCK		3 tмськ*3 — tв		ns
Serial clock "H" pulse width	t shsl	SCK		t мськ*3 + 95		ns
SCK ↓→SOT delay time	tslove	SCK, SOT	External clock	_	2 tmclk*3 + 95	ns
Valid SIN→SCK↑	tivshe	SCK, SIN	operation output pin:	190		ns
$SCK \uparrow \rightarrow valid SIN hold time$	tshixe	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 95		ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t⊓	SCK		_	10	ns

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

 $[\]ensuremath{^{*}3}$: Refer to " (2) Source Clock/Machine Clock" for $\ensuremath{\mathsf{tmcLk}}$.



Sampling at the falling edge of sampling clock*1 and prohibited serial clock delay*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
Parameter	bol	Pili liaille	Conditions	Min	Max	Ollit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³		ns
SCK [↑] → SOT delay time	t shovi	SCK, SOT	Internal clock operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	-95	+ 95	ns
Valid SIN→SCK↓	tıvslı	SCK, SIN		tмськ*3 + 190		ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixi	SCK, SIN		0		ns
Serial clock "H" pulse width	t shsl	SCK		3 tмськ*3 — tr		ns
Serial clock "L" pulse width	t slsh	SCK		tмськ*3 + 95		ns
SCK [↑] →SOT delay time	t shove	SCK, SOT	External clock	_	2 tмськ*3 + 95	ns
Valid SIN→SCK↓	tivsle	SCK, SIN	operation output pin :	190	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixe	SCK, SIN	C _L = 80 pF + 1 TTL.	tмськ*3 + 95		ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t⊓	SCK		_	10	ns

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




Sampling at the rising edge of sampling clock*1 and enabled serial clock delay*2

(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

$$(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$$

Parameter	Sym-	Pin name	Conditions	Valu	Unit	
Parameter	bol	Pili liaille	Conditions	Min	Max	Ollit
Serial clock cycle time	tscyc	SCK		5 tмськ* ³	_	ns
SCK↑→ SOT delay time	t shovi	SCK, SOT	Internal clock	-95	+ 95	ns
Valid SIN→SCK↓	tıvslı	SCK, SIN	operation output pin :	tмськ*3 + 190	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	t slixi	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns
SOT→SCK↓ delay time	tsovli	SCK, SOT			4 tmclk*3	ns

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




Sampling at the falling edge of sampling clock*1 and enabled serial clock delay*2

(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Valu	Unit	
Parameter	bol	Pili liaille	Conditions	Min	Max	Oille
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
SCK↓→SOT delay time	tslovi	SCK, SOT	Internal clock	-95	+ 95	ns
Valid SIN→SCK↑	tıvsнı	SCK, SIN	operating output pin : C _L = 80 pF + 1 TTL.	tмськ*3 + 190	_	ns
$SCK^{\uparrow} \rightarrow valid SIN hold time$	t shixi	SCK, SIN		0	_	ns
SOT→SCK [↑] delay time	tsovнı	SCK, SOT			4 tmclk*3	ns

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




(8) I²C Timing

 $(Vcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

					Val	ue		
Parameter	Symbol	Pin name	Conditions	Standar	d-mode	Fast-	mode	Unit
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL0		0	100	0	400	kHz
(Repeat) Start condition hold time SDA \downarrow \rightarrow SCL \downarrow	thd;sta	SCL0 SDA0		4.0		0.6	_	μs
SCL clock "L" width	tLOW	SCL0		4.7		1.3		μs
SCL clock "H" width	t HIGH	SCL0		4.0		0.6		μs
(Repeat) Start condition setup time SCL \uparrow \rightarrow SDA \downarrow	tsu;sta	SCL0 SDA0	$R = 1.7 \text{ k}\Omega$	4.7		0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL0 SDA0	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsu;dat	SCL0 SDA0		0.25		0.1		μs
$ \begin{array}{c} \text{Stop condition setup time SCL} \\ \uparrow \rightarrow \text{SDA} \uparrow \end{array} $	t su;sто	SCL0 SDA0		4		0.6		μs
Bus free time between stop condition and start condition	t BUF	SCL0 SDA0		4.7	_	1.3	_	μs

^{*1 :} R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

^{*3 :} A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement $t_{SU:DAT} \ge 250$ ns must then be met.



^{*2 :} The maximum thd;DAT have only to be met if the device dose not stretch the "L" width (tLow) of the SCL signal.

(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to + 85 $^{\circ}\text{C}$)

_	Sym-	Pin	Condi-	(VCC = 3.5 V, AVSS = VSS = 0.0 Value*2			,
Parameter	bol	name	tions	Min	Max	Unit	Remarks
SCL clock "L" width	tLOW	SCL0		(2 + nm / 2) tmcLK - 20		ns	Master mode
SCL clock "H" width	t HIGH	SCL0		(nm / 2) t _{MCLK} - 20	(nm / 2) t _{MCLK} + 20	ns	Master mode
Start condition hold time	thd;sta	SCL0 SDA0		(-1 + nm / 2) t _{MCLK} - 20	(-1 + nm) tмсLк + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
Stop condition setup time	tsu;sto	SCL0 SDA0		(1 + nm / 2) tmcLK - 20	(1 + nm / 2) tmcLK + 20	ns	Master mode
Start condition setup time	tsu;sta	SCL0 SDA0		(1 + nm / 2) tmcLK - 20	(1 + nm / 2) tmcLk + 20	ns	Master mode
Bus free time between stop condition and start condition	tвиғ	SCL0 SDA0		(2 nm + 4) t _{MCLK} - 20	_	ns	
Data hold time	thd;dat	SCL0 SDA0		3 tmclk - 20 —		ns	Master mode
Data setup time	tsu;dat	SCL0 SDA0	$R = 1.7 k\Omega$, $C = 50 pF^{*1}$	(-2+nm / 2) tмськ - 20	(-1 + nm / 2) tmclk + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing interrupt and SCL rising	tsu;int	SCL0		(nm / 2) tmcLK - 20	(1 + nm / 2) tmcLk + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.
SCL clock "L" width	tLOW	SCL0		4 t _{MCLK} - 20	_	ns	At reception
SCL clock "H" width	tніgн	SCL0		4 tmclk - 20	_	ns	At reception
Start condition detection	thd;sta	SCL0 SDA0		2 tmclk — 20	_	ns	Undetected when 1 tmclk is used at reception

(Continued)

(Continued)

 $(Vcc = 3.3 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{T}_A = -40 \,^{\circ}\text{C} \text{ to } + 85 \,^{\circ}\text{C})$

r	ı	1	ı	· ·		1	· ·
Parameter	Sym-	Pin	Condi-	Value* ²	Value* ²		Remarks
raiametei	bol	name	tions	Min	Max	Unit	Hemarks
Stop condition detection	t su;sто	SCL0 SDA0		2 tмськ — 20		ns	Undetected when 1 tmclk is used at reception
Restart condition detection condition	tsu;sta	SCL0 SDA0		2 tmcLK — 20		ns	Undetected when 1 tmclk is used at reception
Bus free time	t BUF	SCL0 SDA0		2 tmclk - 20	_	ns	At reception
Data hold time	thd;dat	SCL0 SDA0	R = 1.7 kΩ, $C = 50 pF^{*1}$	2 tmclk - 20	_	ns	At slave transmission mode
Data setup time	tsu;dat	SCL0 SDA0	. С ССР.	tLow - 3 tMCLK - 20	_	ns	At slave transmission mode
Data hold time	thd;dat	SCL0 SDA0		0	_	ns	At reception
Data setup time	t su;dat	SCL0 SDA0		tмсLк — 20	_	ns	At reception
SDA↓→SCL↑ (at wakeup function)	twakeup	SCL0 SDA0		Oscillation stabilization wait time + 2 tmclk - 20	—	ns	

- *1: R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2: Refer to "(2) Source Clock/Machine Clock" for tmclk.
 - m is CS4 bit and CS3 bit (bit 4 and bit 3) of clock control register (ICCR) .
 - n is CS2 bit to CS0 bit (bit 2 to bit 0) of clock control register (ICCR) .
 - Actual timing of I²C is determined by m and n values set by the machine clock (t_{MCLK}) and CS4 to CS0 of ICCR0 register.
 - Standard-mode:

m and n can be set at the range : $0.9~MHz < t_{MCLK}$ (machine clock) < 10~MHz. Setting of m and n determines the machine clock that can be used below.

• Fast-mode :

m and n can be set at the range : $3.3 \text{ MHz} < t_{\text{MCLK}}$ (machine clock) < 10 MHz. Setting of m and n determines the machine clock that can be used below.

```
\begin{array}{lll} \text{(m, n)} &=& (1, 8) & : 3.3 \text{ MHz} < t_{\text{MCLK}} \leq 4 \text{ MHz} \\ \text{(m, n)} &=& (1, 22) \; , \; (5, 4) & : 3.3 \text{ MHz} < t_{\text{MCLK}} \leq 8 \text{ MHz} \\ \text{(m, n)} &=& (6, 4) & : 3.3 \text{ MHz} < t_{\text{MCLK}} \leq 10 \text{ MHz} \end{array}
```

5. A/D Converter


(1) A/D Converter Electrical Characteristics


 $(AVcc = Vcc = 1.8 \text{ V to } 3.3 \text{ V [Flash memory product]}, \ AVcc = Vcc = 1.8 \text{ V to } 3.6 \text{ V [MASK ROM product]}, \\ AVss = Vss = 0.0 \text{ V}, \ T_A = -40 \text{ °C to } +85 \text{ °C)}$

Dawamatan	Sym-		Value		11	Domonilo	
Parameter	bol	Min Typ		Max	Unit	Remarks	
Resolution		_	_	10	bit		
Total error		- 3.0		+ 3.0	LSB		
Linearity error	_	- 2.5	_	+ 2.5	LSB		
Differential linear error		- 1.9	_	+ 1.9	LSB		
Zero transition voltage	V oт	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	٧	Flash memory product : $2.7 \text{ V} \le \text{AV}_{\text{CC}} \le 3.3 \text{ V}$ MASK ROM product : $2.7 \text{ V} \le \text{AV}_{\text{CC}} \le 3.6 \text{ V}$	
		AVss – 0.5 LSB	AVss + 1.5 LSB	AVss + 3.5 LSB	V	1.8 V ≤ AVcc < 2.7 V	
Full-scale transition voltage	V _{FST}	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	V	Flash memory product: 2.7 V ≤ AVcc ≤ 3.3 V MASK ROM product: 2.7 V ≤ AVcc ≤ 3.6 V	
		AVR – 2.5 LSB	AVR – 0.5 LSB	AVR + 1.5 LSB	V	1.8 V ≤ AVcc < 2.7 V	
Compare time	_	1.3	_	140	μs	Flash memory product: 2.7 V ≤ AVcc ≤ 3.3 V MASK ROM product: 2.7 V ≤ AVcc ≤ 3.6 V	
		20		140	μs	1.8 V ≤ AVcc < 2.7 V	
Sampling time	_	0.4	_	∞	μs	Flash memory product : $2.7 \text{ V} \le \text{AV}_{\text{CC}} \le 3.3 \text{ V}$ MASK ROM product : $2.7 \text{ V} \le \text{AV}_{\text{CC}} \le 3.6 \text{ V}$ external impedance < at $1.8 \text{ k}\Omega$	
		30	_	∞	μs	$1.8~V \le AV_{\rm CC} < 2.7~V$ external impedance < at 14.8 k Ω	
Analog input current	Iain	-0.3	_	+ 0.3	μΑ		
Analog input voltage	Vain	AVss	_	AVR	٧		
Reference voltage	_	AVss + 1.8		AVcc	V	AVR pin	
Reference voltage	lR	_	400	600	μΑ	AVR pin, During A/D operation	
supply current	lпн	_	_	5	μΑ	AVR pin, At stop mode	

(2) Notes on Using A/D Converter

- About the external impedance of analog input and its sampling time
 - A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.





About errors

As |AVR - AVss| becomes smaller, values of relative errors grow larger.

(3) Definition of A/D Converter Terms


Resolution

The level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

- Linearity error (unit: LSB)
 The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" ← → "00 0000 0001") of a device and the full-scale transition point
- Differential linear error (Unit : LSB)
 Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.


("11 1111 1111" $\leftarrow \rightarrow$ "11 1111 1110") compared with the actual conversion values obtained.

Total error (unit: LSB)
 Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.



(Continued)





6. Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Domonto	
Parameter	Min	Тур	Max	Unit	Remarks	
Sector erase time (4K bytes sector)	_	0.2*1	3.0*2	s	Excludes 00 _H programming prior erasure.	
Sector erase time (16K bytes sector)	_	0.5*1	12.0*2	s	Excludes 00 _H programming prior erasure.	
Byte programming time	_	32	3600	μs	Excludes system-level overhead.	
Program/erase cycle	10000	_	_	cycle		
Power supply voltage at program/erase	2.7	_	3.3	V		
Flash memory data retention time	20*3	_	_	year	Average T _A = +85 °C	

^{*1 :} $T_A = +25 \, ^{\circ}C$, $V_{CC} = 3.0 \, V$, 10000 cycles

7. FRAM Program Characteristics

Parameter	Value			Unit	Remarks	
Parameter	Min	Тур	Max	Offic	nemarks	
Read/write cycle*	10 ¹⁰	_	_	cycle		
Power supply voltage at read/write	2.7		3.6	٧		
Data retention time	10	_	_	year	$T_A = 0$ °C to +55 °C	

^{*:} Number of data read/write

 $^{^*2}$: T_A = +85 °C, V_{CC} = 2.7 V, 10000 cycles

 $^{^*3}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C).

■ MASK OPTION

No.	Part number	MB95107B MB95R107B	MB95F108BS MB95D108BS	MB95F108BW MB95D108BW	MB95FV100D-101
NO.	Specifying procedure	Specify when ordering MASK	Setting disabled	Setting disabled	Setting disabled
1	Clock mode select*1 • Single-system clock mode • Dual-system clock mode	Selectable	Single-system clock mode	Dual-system clock mode	Changing by the switch on MCU board
2	FRAM*1 • With load of FRAM • Without load of FRAM	Specify by part number	Specify by part number	Specify by part number	No
3	 Low voltage detection reset*2 With low voltage detection reset Without low voltage detection reset 	No	No	No	No
4	Clock supervisor*2 • With clock supervisor • Without clock supervisor	No	No	No	No
5	Selection of oscillation stabilization wait time • Selectable the initial value of main clock oscillation stabilization wait time	Selectable 1: (2 ² - 2) /FcH 2: (2 ¹² - 2) /FcH 3: (2 ¹³ - 2) /FcH 4: (2 ¹⁴ - 2) /FcH	Fixed to oscillation stabilization wait time of (2 ¹⁴ – 2) /FcH	Fixed to oscillation stabilization wait time of (2 ¹⁴ – 2) /FcH	Fixed to oscillation stabilization wait time of (2 ¹⁴ – 2) /FcH

^{*1 :} Refer to table below about clock mode select and load of FRAM.


^{*2 :} Low voltage detection reset and clock supervisor are options of 5-V products.


Part number	Clock mode select	Load of FRAM
MB95107B/R107B	Single-system	No
INID93107B/R107B	Dual-system	No
MB95F108BS	Single quetem	No
MB95D108BS	Single-system	Yes
MB95F108BW	Duol avetem	No
MB95D108BW	Dual-system	Yes
MB95FV100D-101	Single-system	No
101-101 V 100D-101	Dual-system	No

■ ORDERING INFORMATION

Part number	Package
MB95107BPFV MB95F108BSPFV MB95F108BWPFV MB95R107BPFV MB95D108BSPFV MB95D108BWPFV	64-pin plastic LQFP (FPT-64P-M03)
MB95107BPFM MB95F108BSPFM MB95F108BWPFM MB95R107BPFM MB95D108BSPFM MB95D108BWPFM	64-pin plastic LQFP (FPT-64P-M09)
MB2146-301A (MB95FV100D-101PBT)	MCU board (224-pin plastic PFBGA) (BGA-224P-M08)

■ PACKAGE DIMENSIONS







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.