

## FEATURES

## - 600 Vdc Drive for 270 Vdc Motors

- 75 Amps @ $25^{\circ} \mathrm{C}, 50 \mathrm{Amps} @ 85^{\circ} \mathrm{C}$
- Operates with Brushless, Brush and Induction Motors
- Input to Output Ground Isolation with Floating Output Stage
- Short Circuit Protection
- Trapezoidal or Sinusoidal Compatible
- DSP/Microprocessor Compatible
- PW-83075P6 - Half-Bridge Drive
- PW-84075P6 - Half-Bridge Drive with Current Sense
- PW-85075P6 - Half-Bridge Drive with Regenerative Clamp


## DESCRIPTION

The PW-83075P6, PW-84075P6 and PW-85075P6 are halfbridge drive modules which contain isolated switch drivers, a pair of solid state switches, an isolated power supply, current sensing feedback (PW-84075P6 only) and a regenerative clamp protection circuit (PW-85075P6 only). The three modules can be used, in any combination, to create drives for brush, brushless DC motors or AC induction motors. The logic inputs and current sense signal are compatible with DSP/microprocessors and/or FPGA/ASIC circuits used to control the motor drives. These modular drives are capable of operating from either $\pm 135 \mathrm{Vdc}$ or 270 Vdc power source that is totally isolated from the logic input signals. The modules are fault tolerant from output shorts, loss of any or all power supplies and power supply sequencing.

## APPLICATIONS

The high reliability and flexibility of these drives make them suitable for Military and Aerospace applications. Among the many applications are: actuator systems for primary and secondary flight controls on aircraft; fan and compressor motor drives for environmental conditioning; pump motors for fuel and hydraulic fluid; antenna and radar positioning; and thrust vector position control of missiles, drones, and RPV's.

## 75A, 600V MAGNUM MOTOR DRIVES



FIGURE 1A. PW-83075P6 BLOCK DIAGRAM


FIGURE 1B. PW-84075P6 BLOCK DIAGRAM


FIGURE 1C. PW-85075P6 BLOCK DIAGRAM

| TABLE 1. PW-8X075P6 ABSOLUTE MAXIMUM RATINGS (TC $=+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ UNLESS OTHERWISE SPECIFIED) |  |  |  |
| :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | VALUE | UNITS |
| Drive Supply Voltage | VBUS+ to VBUS- | 600 | Vdc |
| Logic Power-In Supply Voltage | VCC | 5.5 | Vdc |
| Input Logic Voltage | UPPER, LOWER, $\overline{\text { DISABLE } / \overline{R E S E T}}$, SLEEPMODE, AUTO RESET | 5.5 | Vdc |
| Continuous Output Current | Io | 75 | A |
| Peak Output Current (10 ms) | IPEAK | 150 | A |
| Storage Temperature Range | Tcs | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Intermittent Case Operating Temperature | Tcı | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Continuous Case Operating Temperature | Tc | -55 to +100 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature, Power Devices | Tj | +150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature, Other Components | TJ | +125 | ${ }^{\circ} \mathrm{C}$ |
| Ground Isolation Voltage (Note 2) | VISO | 2500 | Vdc |


| TABLE 2. PW-8X075P6 SPECIFICATIONS <br> (TC $=+25^{\circ} \mathrm{C}, \mathrm{VCC}=\mathrm{VDD}=\mathbf{5 V}$ UNLESS OTHERWISE SPECIFIED) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| OUTPUT STAGE |  |  |  |  |  |  |
| Drive Supply Voltage (motor) | VBUS+ то VBUS- | Unipolar/Bipolar | 0 | 270 | 600 | Vdc |
| Output Switch Transistors (each) |  |  |  |  |  |  |
| Continuous Current Drive | lo | $\begin{aligned} & +25^{\circ} \mathrm{C} \text { case } \\ & +85^{\circ} \mathrm{C} \text { case } \end{aligned}$ |  |  | 75 50 | $\begin{aligned} & \text { A } \\ & \text { A } \end{aligned}$ |
| Peak Current | IPEAK | $+85^{\circ} \mathrm{C}$ case, $\leq 15 \mathrm{~ms}$ |  |  | 100 | A |
| Short Circuit Trip Current (note 1) | ISC | $\leq 5 \mu \mathrm{~s}$ | 200 | 350 | 400 | A |
| Output Voltage Drop (IGBT) | $\mathrm{V}_{\text {CE(SAT }}$ | $\mathrm{l}=50 \mathrm{~A}$ |  | 2.2 | 2.6 | Vdc |
| FLYBACK DIODE | $V_{F}$ | $\mathrm{I}=50 \mathrm{~A}$ |  | 17 | 1.9 | Vdc |
| Reverse Recovery Time @ $\mathrm{T}_{\mathrm{j}}=+125^{\circ} \mathrm{C}$ | $\mathrm{T}_{\text {rr }}$ | $\mathrm{I}_{\mathrm{O}}=50 \mathrm{~A}$ |  | 175 |  | ns |
| Reverse recovery Peak Current | Irm | $\begin{aligned} & \mathrm{di} / \mathrm{dt}=480 \mathrm{~A} / \mu \mathrm{s} \\ & \mathrm{IF}=50 \mathrm{~A}\left(90^{\circ} \mathrm{C}\right) \end{aligned}$ |  | 19 | 33 | A |
| Reverse Leakage Current @ $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ | $I_{r}$ | VBUS $=480 \mathrm{Vdc}$ |  | 30 | 325 | $\mu \mathrm{A}$ |
| Reverse Leakage Current @T $\mathrm{j}_{\mathrm{j}}=+125^{\circ} \mathrm{C}$ | $I_{r}$ | VBUS $=480 \mathrm{Vdc}$ |  |  | 17 | mA |
| OUTPUT SWITCHING |  |  |  |  |  |  |
| CHARACTERISTICS (See FIGURE 5) |  |  |  |  |  |  |
| Turn-on Propagation Delay | $t_{d}$ (on) |  | 390 |  | 470 | ns |
| Turn-off Propagation Delay | $t_{d}$ (off) |  | 740 |  | 840 | ns |
| Disable Propagation Delay | $\mathrm{ts}_{\text {d }}$ |  |  | 100 |  | $\mu \mathrm{s}$ |
| Turn-on Rise Time | $\mathrm{tr}_{r}$ |  | 100 |  | 200 | ns |
| Turn-off Fall Time | $t_{f}$ |  | 140 |  | 200 | ns |
| Sleep_Mode Delay | tsleepu |  |  | 3.7 |  | ms |
| Output Switching Frequency | fPWM |  | 0 |  | 35 | KHz |
| POWER AND LOGIC SUPPLY (PW83075P6 ONLY) |  |  |  |  |  |  |
| Voltage | Vcc |  | 4.5 | 5.0 | 5.5 | Vdc |
| Current | ICC | $\mathrm{f}=25 \mathrm{KHz}$ |  | 110 |  | mA |
| Control Inputs |  |  |  |  |  |  |
| UPPER, LOWER, DISABLE/RESET |  |  |  |  |  |  |
| AUTO RESET |  | $V C C=4.5 \mathrm{~V}$ |  |  |  |  |
| High Level Input Voltage | VIH |  | 1.55 | 2.5 | 3.15 | Vdc |
| Low Level Input Voltage | VIL |  | 0.9 | 1.6 | 2.45 | Vdc |
| Hysteresis Voltage | VHYST |  | 0.4 | 0.9 | 2.1 | Vdc |
| UPPER, LOWER |  |  |  |  |  |  |
| High Level Input Current | IIH | Vin $=$ VCC | 22 | 23 | 24 | $\mu \mathrm{A}$ |
| Low Level Input Current | IIL | $\mathrm{Vin}=0 \mathrm{~V}$ | 0 | 0.1 | 100 | nA |
| RESET/DISABLE |  |  |  |  |  |  |
| High Level Input Current | IIH | Vin $=$ VCC |  | 0 |  | $\mu \mathrm{A}$ |
| Low Level Input Current | IIL | $\mathrm{Vin}=0 \mathrm{~V}$ | 22 | 23 | 24 | $\mu \mathrm{A}$ |
| AUTO_RESET |  |  |  |  |  |  |
| High Level Input Current | IIH | $\mathrm{Vin}=\mathrm{VCC}$ |  | 0 |  | $\mu \mathrm{A}$ |
| Low Level Input Current | IIL | V in $=0 \mathrm{~V}$ | 1.3 | 1.4 | 1.5 | mA |
| SLEEP_MODE |  | $\mathrm{VCC}=4.5 \mathrm{~V}$ |  |  |  |  |
| High Level Input Voltage | VIH |  | 2.4 |  |  | Vdc |
| Low Level Input Voltage | VIL |  |  |  | 0.8 | Vdc |
| High Level Input Current | IIH | Vin $=$ VCC |  | 0.1 |  | $\mu \mathrm{A}$ |
| Low Level Input Current | IIL | Vin $=0 \mathrm{~V}$ | 0.4 |  | 0.5 | mA |


| TABLE 2. PW-8X075P6 SPECIFICATIONS (TC $=+25^{\circ} \mathrm{C}, \mathrm{VCC}=\mathrm{VDD}=5 \mathrm{~V}$ UNLESS OTHERWISE SPECIFIED) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | $\begin{gathered} \text { TEST } \\ \text { CONDITION } \end{gathered}$ | MIN | TYP | MAX | UNITS |
| UPPER-LOWER DEADTIME AUTO_RESET Delay to output off AUTO RESET Delay to output enabled RESET pulsewidth to clear SC_FAULT Cycle time between AUTO_RESET retries | tdead tdoff.auto tdon.auto tpw.reset tcycle.auto |  | $\begin{aligned} & 1.0 \\ & \\ & 100 \\ & 40 \end{aligned}$ | $\begin{aligned} & 202 \\ & 3.0 \\ & 100 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ms} \\ & \mathrm{~ms} \\ & \mathrm{~ns} \\ & \mathrm{~ms} \end{aligned}$ |
| $\begin{aligned} & \hline \text { CONTROL OUTPUTS } \\ & \text { SC_FAULT } \\ & \text { High Level Current } \\ & \text { Low Level Current } \end{aligned}$ | ISCFLTH ISCFLTL | $\begin{aligned} & \mathrm{Vo}=\mathrm{VCC} \\ & \mathrm{Vo}=0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 22 \\ 5 \end{gathered}$ | $\begin{aligned} & 23 \\ & 10 \end{aligned}$ | 24 | $\underset{m A}{\mu \mathrm{~A}}$ |
| THERMAL <br> Maximum Thermal Resistance - IGBT <br> - Diode <br> Junction Temperature Range <br> Case Operating Temperature <br> Case Storage Temperature | $\begin{aligned} & \theta \mathrm{ej} \\ & \mathrm{jjc}^{\mathrm{Tj}} \\ & \mathrm{Tc} \\ & \mathrm{Tcs} \end{aligned}$ | Each Output Switch | -55 -55 -65 | $\begin{aligned} & 0.5 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.55 \\ & +150 \\ & +100 \\ & +125 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |
| MECHANICAL <br> Maximum Lead Soldering Temp Mounting Torque Weight | Ts |  |  |  | $\begin{gathered} +250 \\ 3 \\ \text { TBD } \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ \text { in-lbs } \\ \mathrm{oz} \text { (gr) } \end{gathered}$ |
| $\begin{array}{ll}\text { Notes: } & \text { 1. VBUS+ to VBUS- must be } \geq 10 \mathrm{~V} \text { (during short circuit) for short circuit protection to operate. } \\ \text { 2. From VCC RTN to VBUS+, VBUS-, OUTPUT, REGEN LOW, RSENSE+, RSENSE-. }\end{array}$ |  |  |  |  |  |  |


| TABLE 3. PW-84075P6 SPECIFICATIONS (TC= $\mathbf{+ 2 5}{ }^{\circ} \mathrm{C}$ VCC $=$ VDD $=\mathbf{5 V}$ UNLESS OTHERWISE SPECIFIED) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | $\begin{gathered} \hline \text { TEST } \\ \text { CONDITION } \end{gathered}$ | MIN | TYP | MAX | UNITS |
| Current Amplifier <br> I_Vout Trasnfer Ratio <br> I_Vout Gain Error <br> I_Vout Offset <br> I_Vout Offset Drift <br> I_Vout Gain \% <br> IVout Offset \% <br> I_Vout Offset \% Drift <br> I_VABS Gain <br> I_VABS Gain Error <br> I_VABS Offset <br> I_VABS Offset Drift <br> I_VABS Gain \% <br> I_VABS Offset \% <br> I_VABS Offset \% Drift <br> Delay Time <br> Bandwidth <br> Linear Range <br> OC_FAULT trip level <br> Reference voltage input current | Gvout <br> Evout Vos TCVos Gvout\% Vos\%Vref TCVos\% Gvabs Evabs Vosabs TCVosabs Gvout\% Vosabs\% Vref TCVosabs\% tdelay fBW Irange IOC Ivref | $\begin{aligned} \mathrm{Vref} & =5.0 \mathrm{~V} \\ \mathrm{Vref} & =5.0 \mathrm{~V} \\ \mathrm{Vref} & =5.0 \mathrm{~V} \\ 0 \mathrm{~A} & =\mathrm{Vref} / 2 \\ 0 \mathrm{~A} & =0 \mathrm{~V} \\ \mathrm{Vref} & =5.0 \mathrm{~V} \\ \mathrm{Vref} & =5.0 \mathrm{~V} \\ 0 \mathrm{~A} & =0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -6 \\ -30 \\ -90 \\ -0.6 \\ -18 \\ -8 \\ -131 \\ -90 \\ -2.6 \\ -18 \\ 20 \\ \\ \pm 75 \end{gathered}$ | $\begin{gathered} 29.76 \\ \\ 0.595 \\ \\ 59.52 \\ \\ \\ 1.19 \\ \\ 9 \\ 30 \\ \pm 50 \\ \pm 85 \\ 0.26 \end{gathered}$ | $\begin{gathered} 6 \\ 30 \\ 110 \\ 0.6 \\ 22 \\ \\ 8 \\ 131 \\ 110 \\ \\ 2.6 \\ 22 \\ 20 \\ \\ \\ \pm 95 \\ 1 \end{gathered}$ | $\mathrm{mV} / \mathrm{A}$ <br> $\%$ <br> mV <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\% \mathrm{Vref} / \mathrm{A}$ <br> $\% \mathrm{Vref}$ <br> $\mathrm{ppm} / \mathrm{Vref} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{mV} / \mathrm{A}$ <br> $\%$ <br> mV <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\% \mathrm{VVref} / \mathrm{A}$ <br> $\% \mathrm{Vref}$ <br> $\mathrm{ppm} / \mathrm{Vref} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{s}$ <br> kHz <br> A <br> A <br> mA |
| OC_FAULT <br> High Level Input Current Low Level Input Current | IOCFLTH IOCFLTL | $\begin{aligned} & \mathrm{Vo}=\mathrm{VDD} \\ & \mathrm{Vo}=0.8 \mathrm{~V} \end{aligned}$ | 4 | 0.2 | 15 | $\begin{aligned} & \mathrm{uA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power and Logic Supply <br> Voltage <br> Logic Supply Current <br> Current Amplifier Supply Current | $\begin{gathered} \text { VCC, VDD } \\ \text { ICC } \\ \text { IDD } \end{gathered}$ | Gate Off / SLEEP MODE 25Khz Gate Pulsing | $\begin{gathered} 4.5 \\ 8 \end{gathered}$ | $\begin{gathered} 5 \\ 11 \\ 136 \\ 10 \end{gathered}$ | $\begin{gathered} 5.5 \\ 200 \\ 20 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |


| TABLE 4. PW-85075P6 SPECIFICATIONS (TC $=+25^{\circ} \mathrm{C}, \mathrm{VCC}=\mathrm{VDD}=5 \mathrm{~V}$ UNLESS OTHERWISE SPECIFIED) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | $\begin{gathered} \hline \text { TEST } \\ \text { CONDITION } \end{gathered}$ | MIN | TYP | MAX | UNITS |
| Over Voltage Transistor Continuous Current Drive <br> Peak Current <br> Output Voltage Drop (IGBT) <br> Reverse Leakage @ $T_{J}=+25^{\circ} \mathrm{C}$ <br> Reverse Leakage @ $\mathrm{T}_{\mathrm{J}}=+125^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{lo} \\ \text { IPEAK } \\ \text { VCE(SAT) } \\ \mathrm{lr} \\ \mathrm{lr} \end{gathered}$ | $+25^{\circ} \mathrm{C}$ Case <br> $+85^{\circ} \mathrm{C}$ Case $+85^{\circ} \mathrm{C}$ Case, 15 ms <br> 600 Vdc <br> 600 Vdc |  | 2.0 | $\begin{aligned} & 35 \\ & 30 \\ & 60 \\ & 3.0 \\ & 250 \\ & 1.0 \end{aligned}$ | A <br> A <br> A <br> Vdc <br> $\mu \mathrm{A}$ <br> mA |
| Over Voltage flyback Diode <br> Reverse Leakage @ Tc = $+25^{\circ} \mathrm{C}$ <br> Reverse Leakage @ $\mathrm{Tc}=+125^{\circ} \mathrm{C}$ <br> Over Voltage Trip <br> Trip Level Hysteresis |  | 480 Vdc <br> 480 Vdc <br> no external adjustments | $\begin{gathered} 370 \\ 35 \end{gathered}$ | $\begin{gathered} 20 \\ 1 \\ 400 \\ 40 \\ \hline \end{gathered}$ | $\begin{gathered} 50 \\ 7 \\ 430 \\ 45 \end{gathered}$ | $\mu \mathrm{A}$ <br> mA <br> Vdc <br> Vdc |
| Power and Logic Supply Voltage Current | $\begin{aligned} & \text { VCC } \\ & \text { ICC } \end{aligned}$ | Gate Off/ Sleep Mode 25Khz Gate Pulsing | 4.5 | $\begin{gathered} 5 \\ 11 \\ 137 \\ \hline \end{gathered}$ | $\begin{aligned} & 5.5 \\ & 250 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| REGEN STATUS (ref. to REGEN BUS-) <br> High Level Output Voltage Low Level Output Voltage Output resistance Vtrip rise to status ON Delay Vtrip fall status OFF Delay | VOHstatus VOLstatus Rstatus tdon.status tdoff.status | $\begin{aligned} & 10=0 \\ & 10=0 \end{aligned}$ | 13.8 4.2 | $\begin{gathered} 15 \\ 0.2 \\ 4.75 \\ 36 \\ 48 \end{gathered}$ | $\begin{aligned} & 15.6 \\ & 0.4 \\ & 4.8 \end{aligned}$ | Vdc <br> Vdc <br> K $\Omega$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| THERMAL <br> Maximum Thermal Resistance | $\theta j \mathrm{c}$ | Over Voltage Switch |  | 0.7 | 0.85 | º'W |

## INTRODUCTION

The PW-8X075P6 is a universal modular half-bridge motor drive intended for use with brush, brushless DC and AC induction motors in aerospace applications.

The isolation barrier, which separates the power and control stage, attenuates the ground noise generated from high speed, high power switching. All signals from the control to the power sections are isolated from power and ground of the other section. This eliminates false triggering of the input signals and the need for creative grounding schemes. The isolation barrier also allows the user to operate the output stage from either unipolar or bipolar power supplies without level shifting the input signals.

A built in power supply located in the control stage provides power to all electronics in the power stage. This eliminates the need for refresh cycles or external power supplies for the gate drive circuitry and allows switching duty cycles from 0-100\%.

PW-84075P6 provides current sensing of either motor current or DC bus current. This current signal can be used as a feedback signal in a servo drive to create a torque loop.

The output power transistors are protected from a short circuit or overvoltage condition (requires PW-85075P6) applied to the output pins. When a short circuit condition is detected, the output transistor is shut down and a flag is active indicating a short has occurred. When an overvoltage condition is detected, the overvoltage switch is enabled and a external load dump resistor is connected across the high voltage bus. A status flag is active indicating an overvoltage condition has occurred.

FUNCTIONAL AND PIN DESCRIPTIONS: (FOR PW-83075P6, PW-84075P6 AND PW-85075P6 UNLESS NOTED)

## UPPER, LOWER

The UPPER and LOWER are CMOS Schmitt-trigger inputs and control the gate drives of the output transistors. Each input is electrically isolated from the output. A deadband, as shown in FIG-

URE 2, between UPPER and LOWER inputs is necessary to prevent output cross conduction.

## $\overline{S C ~ F A U L T}$

The SC FAULT output signal indicates when the output of the motor drive has experienced a short circuit condition. The signal is normally at a logic high $(\mathrm{H})$. A transition to a logic low $(\mathrm{L})$ will occur once a short circuit condition is detected. See SHORT CIRCUIT OPERATION for more detail.

## $\overline{\text { DISABLE }} / \overline{\text { RESET }}$

The DISABLE/RESET control input is CMOS Schmitt-trigger input and enables (reset) or disables the controller. When the DIS$\overline{\mathrm{ABLE}} / \overline{\mathrm{RESET}}$ input receives a logic low (L) pulse for at least 0.1 $\mu \mathrm{s}$, the SC FAULT output will go high $(\mathrm{H})$ indicating that the internal circuitry has been enabled or reset. To reset the motor drive, a logic low (L) must be presented to the DISABLE/RESET inputs when the AUTO RESET is inactive or at a logic high (H).

## $\overline{\text { AUTO RESET }}$

When the AUTO RESET is tied to $\overline{\text { SC FAULT, the protection circuit }}$ will reset automatically after the short circuit fault has occurred, enabling the output to respond to the input commands. See SHORT CIRCUIT OPERATION for more detail.

## SHORT CIRCUIT OPERATION

The PW-8X075P6 outputs are completely short-circuit-protected from either a hard or soft short (required PW-84075 and some external circuit) to the VBUS+ or VBUS- lines. Each output transistor is individually short-circuit (hard) protected by circuitry that detects the desaturation voltage for that transistor during a short condition. Once a hard short circuit condition is detected, the active output transistors are shutdown. If the AUTO RESET is tied to SC FAULT, the circuit will auto reset, remove the short circuit flag, and reactivate the output transistor within 40 to 100 ms .


FIGURE 2. PW-8X075P6 DEAD BAND REQUIREMENT

If the short is still present, the circuit will repeat the shut down and auto reset until the short is clear. The users can use the $\overline{\text { DISABLE }} / \overline{\text { RESET }}(\mathrm{H})$ to shut down the gate drivers if a short persists. The AUTO RESET is inactive when it presented a logic high (H). Protecting against a soft-short requires a PW-84075 (current sensing) and external circuitry. When a soft-short occurs, the external circuit can activate the SLEEPMODE (H) and shut down the gate drivers.

## SLEEP MODE

The SLEEP MODE input turns the internal power supply on or off. A logic high $(\mathrm{H})$ on the SLEEP MODE input disables the internal power supply, disabling the motor drive output. No damage will occur to the motor drive during turn on or turn off of the power supply. Additionally, no special power up sequence is required. A logic low (L) turns the power supply on and allows the motor drive to operate normally.

## VCC, VCC RTN

The VCC and VCC RTN are power connections that supply input power to the internal power supply, the gate drive and fault control circuits.

## VBUS+, VBUS-

VBUS+ and VBUS- are the high voltage power connections to the output stage. The high voltage can be either unipolar, +V and ground or bipolar, +/- V. External capacitor filtering will be required. See DDC applications note AN/H-6.

## OUTPUT

The output connects to one input of the motor and applies VBUS+, VBUS-, or high impedance to the motor based on the state of the control inputs. It is capable of sourcing or sinking up to 75 Amps, and the output can withstand a short circuit to VBUS+ or VBUSwithout any damage by automatically turning itself off (Zstate).

## VDD, VDD RTN (APPLIES TO THE PW-84075P6 ONLY)

The VDD and VDD RTN supply input power to the current amplifier.

## I_VOUT (APPLIES TO PW-84075P6 ONLY)

The voltage on the I_VOUT pin represents current passing through RSENSE in the direction shown in the block diagram. This I_VOUT voltage is scaled by the input voltage at VREF, where
I_VOUT = (VREF/2) + (VREF/150) *I_RSENSE
where, I_RSENSE is current through RSENSE I_VOUT is electrically isolated from the output stage. When the
power supply is shut down (SLEEP MODE input high), the voltage at I_VOUT will indicate OV.

## VREF (APPLIES TO PW-84075P6 ONLY)

A voltage reference from an external source is connected to the VREF pin to set the output voltage scale for I_VOUT.

## RSENSE+, RSENSE- (APPLIES TO PW-84075P6 ONLY)

These pins are across RSENSE and can be connected in series with the output, VBUS+ or VBUS- to measure current. The internal connections to RSENSE are Kelvin to minimize errors. However, these pins can be connected absolutely anywhere within the isolation restrictions on the pins ( 600 V to power pins, 2500 V to logic pins).

## I_ABSVAL (APPLIES TO PW-84075P6 ONLY)

The I_ABSVAL output voltage is the absolute value of the I_VOUT voltage signal. The scale is 0 to VREF for $+/$ - current in RSENSE.

## OC FAULT (APPLIES TO PW-84075P6 ONLY)

The OC FAULT output is an open drain output which indicates that current flowing through RSENSE has exceeded the overcurrent threshold. Once the fault threshold is exceeded, the output transitions from open drain to low within $6 \mu \mathrm{~s}$.

## REGEN STATUS (APPLIES TO PW-85075P6 ONLY)

The REGEN STATUS pin is referenced to REGEN BUS-. It indicates the state of the regen clamp switch, $H=o n, L=o f f$. An external opto-isolator input can be connected between REGEN STATUS and REGEN BUS- to translate this status to logic circuits, if desired.

## OV ADJ (APPLIES TO PW-85075P6 ONLY)

The PW-85075P6 is internally set for a trip voltage of 400V. To set a different trip voltage, an external resistor is connected from the OV ADJ pin to either REGEN BUS- or VBUS+ pins (See FIGURES 4A and 4B). These pins are available on the control pins. This resistor should be selected for the voltage, Vmax, for the overvoltage switch to turn on.


FIGURE 3. PW-8X075P6 OUTPUT PHASE CURRENT VS. MAXIMUM OPERATING CASE TEMPERATURE

NOTE:
VBUS+ (27) and REGEN BUS- (26) on the power-pin side are also connected to pin 22 and 17 on the control-pin side, respectively, for ease of connecting the external resistor.

## REGEN LOW, REGEN BUS-(APPLIES TO PW-85075P6 ONLY)

An external load dump resistor is connected between REGEN LOW and VBUS+. When VBUS+ reaches the level set by the OV

ADJ, the internal clamp circuit will apply the load dump resistor from VBUS+ to the VBUS-, thereby dissipating the regenerative energy in the external resistor. In addition, REGEN BUS- has to be externally connected to VBUS- for the clamp circuit to work properly. This connection (PCB traces or wire) has to be able to carry the regenerative current.


FIGURE 4A. PW-8X075P6
TYPICAL OVER VOLTAGE TRIP VS. OV ADJUST SETTING WITH EXTERNAL RESISTOR CONNECTED TO REGEN BUS-


NOTE: $\quad \mathrm{V}_{\mathrm{H}}=$ HYSTERESIS VOLTAGE
FIGURE 4B. PW-8X075P6
TYPICAL OVER VOLTAGE TRIP VS. OV ADJUST SETTING WITH EXTERNAL RESISTOR CONNECTED TO VBUS+


FIGURE 5. PW-8X075P6 INPUT/OUTPUT TIMING RELATIONSHIP

TABLE 5. PW-8X075P6 TRUTH TABLE

| UPPER | LOWER | $\overline{\text { DISABLE/ }}$ <br> RESET | SLEEP- <br> MODE | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | $Z$ |
| 1 | 0 | 0 | 1 | VBUS + |
| 0 | 1 | 0 | 1 | VBUS- |
| 1 | 1 | 0 | 1 | $*$ |
| $X$ | $X$ | 1 | $X$ | $Z$ |
| $X$ | $X$ | $X$ | 0 | $Z$ |

$\mathrm{X}=$ Indicates that this input is irrelevant
$Z=$ High Impedance (off).

* = Illegal command that will cause one of the outputs to fault.


FIGURE 6. TYPICAL POSITION AND VELOCITY CONTROL LOOP

## POWER DISSIPATION (see FIGURE 7)

There are three major contributors to power dissipation in the motor driver: conduction losses, switching losses, and flyback diode losses. Consider the following operating conditions

VBUS $=+270 \mathrm{~V}$
$\mathrm{I}_{\mathrm{OA}}=40 \mathrm{~A}$ (see FIGURE 7); $\mathrm{I}_{\mathrm{OB}}=50 \mathrm{~A}$ (see FIGURE 7)
ton $=50 \mu \mathrm{~s}$ (see FIGURE 7); $\mathrm{T}=100 \mu \mathrm{~s}$ ( period )
$\mathrm{V}_{\mathrm{CE}(\mathrm{SAT})}=2.0 \mathrm{~V}$ (see TABLE 2, $\mathrm{I}_{\mathrm{O}}=50 \mathrm{~A}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ )
ts $1=200 \mathrm{~ns}$ (see Figure 7 ); $\mathrm{ts} 2=200 \mathrm{~ns}$ (see FIGURE 7)
$\mathrm{fo}=10 \mathrm{kHz}$ (switching frequency)
$\mathrm{V}_{F}$ is the diode forward voltage, TABLE 2, $\mathrm{I}_{\mathrm{O}}=50 \mathrm{~A}, \mathrm{TC}=+25^{\circ} \mathrm{C}$ $\mathrm{V}_{\mathrm{F}}(\mathrm{avg})=1.35 \mathrm{~V}$

## 1. Conduction Losses ( $\mathrm{P}_{\mathrm{C}}$ )

$\mathrm{P}_{\mathrm{C}}=\mathrm{I}_{\text {AVE }} \times \mathrm{V}_{\text {CE(SAT) }} \times($ ton $/ \mathrm{T})$
$\mathrm{I}_{\mathrm{AVE}}=\left(\mathrm{I}_{\mathrm{OB}}+\mathrm{I}_{\mathrm{OA}}\right) / 2$
$\mathrm{I}_{\text {AVE }}=(50 \mathrm{~A}+40 \mathrm{~A}) / 2=45$
$\mathrm{P}_{\mathrm{C}}=45 \mathrm{~A} \times 2.0 \mathrm{~V} \times(50 \mu \mathrm{~s} / 100 \mu \mathrm{~s})$
$\mathrm{P}_{\mathrm{C}}=45 \mathrm{~W}$

## 2. Switching Losses ( $\mathrm{P}_{\mathrm{S}}$ )

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{S}}=\left(\mathrm{E}_{\mathrm{ON}}+\mathrm{E}_{\mathrm{OFF}}\right) \times \text { fo } \\
& \mathrm{E}_{\mathrm{ON}}=\mathrm{ts} 1 \times \mathrm{VBUS} \times \mathrm{I}_{\mathrm{OA}} / 6 \\
& \mathrm{E}_{\mathrm{ON}}=200 \mathrm{~ns} \times 270 \mathrm{~V} \times 40 \mathrm{~A} / 6 \\
& \mathrm{E}_{\mathrm{ON}}=.00045 \mathrm{~J}
\end{aligned}
$$

$$
\begin{aligned}
& \mathrm{E}_{\text {OFF }}=\mathrm{ts} 2 \times \mathrm{VBUS} \times \mathrm{l}_{\mathrm{OB}} / 6 \\
& \mathrm{E}_{\mathrm{OFF}}=200 \mathrm{~ns} \times 270 \mathrm{~V} \times 50 \mathrm{~A} / 6 \\
& \mathrm{E}_{\mathrm{OFF}}=.00036 \mathrm{~J} \\
& \mathrm{P}_{\mathrm{S}}=10000 \times(.00045+.00036) \\
& \mathrm{P}_{\mathrm{S}}=8.1 \mathrm{~W}
\end{aligned}
$$

## 3. Flyback diode Losses (Pd)

$$
\begin{aligned}
& \mathrm{Pd}=\mathrm{I}_{\mathrm{AVE}} \times \mathrm{V}_{\mathrm{F}}(\mathrm{avg}) \times(1-(\text { ton } / \mathrm{T})) \\
& \mathrm{Pdf}=45 \mathrm{~A} \times 1.35 \mathrm{~V} \times[1-(50 \mu \mathrm{~s} / 100 \mu \mathrm{~s})] \\
& \mathrm{Pdf}=30.38 \mathrm{~W}
\end{aligned}
$$

## Transistor Power Dissipation ( $\mathrm{P}_{\mathrm{T}}$ )

To calculate the maximum power dissipation of the output transistor / diode pair as a function of the case temperature, use the following equation.

$$
P_{Q}=P_{C}+P_{S}+P d f
$$

## Total Hybrid Power Dissipation ( $\mathrm{P}_{\text {Hybrid }}$ )

To calculate Total Power Dissipated in the hybrid add the power dissipation of each conducting transistor / diode pair. Typically, only two transistor / diode pairs are conducting at any given time.

$$
\mathrm{P}_{\mathrm{TOTAL}}=\sum_{\mathrm{i}=1}^{6}\left[\mathrm{P}_{\mathrm{Q} i}\right] \text { where } \mathrm{i}=\text { each transistor/diode pair }
$$



FIGURE 7. OUTPUT CHARACTERISTICS

| TABLE 5: PIN ASSIGNMENTS - PRELIMINARY (contact factory for latest pin assignment) |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { PIN } \\ \# \end{gathered}$ | FUNCTIONS DESCRIPTION |  |  |
|  | PW-83075P6 | PW-84075P6 | PW-85075P6 |
| 1 | DISABLE/ $\overline{\text { RESET }}$ | (ISABLE//-RESET | DISABLE/ $\overline{\text { RESET }}$ |
| 2 | VCC | VCC | VCC |
| 3 | UPPER | UPPER | UPPER |
| 4 | VCC RTN | VCC RTN | VCC RTN |
| 5 | LOWER | LOWER | LOWER |
| 6 | SLEEP MODE | SLEEP MODE | SLEEP MODE |
| 7 | $\overline{\text { SC FAULT }}$ | $\overline{\text { SC FAULT }}$ | $\overline{\text { SC FAULT }}$ |
| 8 | $\overline{\text { AUTO RESET }}$ | $\overline{\text { AUTO RESET }}$ | $\overline{\text { AUTO RESET }}$ |
| 17 | NC | VREF | REGEN BUS- |
| 18 | NC | I_VOUT | REGEN STATUS |
| 19 | NC | I_ABSVAL | NC |
| 20 | NC | VDD | OV ADJ |
| 21 | NC | VDD RTN | NC |
| 22 | NC | $\overline{\text { OC FAULT }}$ | VBUS+ |
| 23 | NC | NC | NC |
| 24 | NC | NC | NC |
| 25 | NC | RSENSE- | REGEN LOW |
| 26 | NC | RSENSE+ | REGEN BUS- |
| 27 | VBUS+ | VBUS+ | VBUS+ |
| 28 | OUTPUT | OUTPUT | OUTPUT |
| 29 | VBUS- | VBUS- | VBUS- |

## APPLICATIONS:

Figure 9A shows an example of position and/or velocity control hook-up with inner torque loop using the Digital Signal Processor (DSP) for motor control. Using software, the DSP can be implemented with one of a range of several motor control algorithms, such as SVM (Space Vector modulation) or other FO (Field Oriented) control depending on the specific application.

Figure 9B shows an example of torque control loop with regenerative clamp protection using UC-1625, two PW-84075P6 and one PW-85075P6. Two PW-84075P6 ( $1 / 2$ bridge with current sense) sense the current in motor phase A and C. I_ABSVAL pins on each of the PW-84075P6 can be tied together to generate a single composite analog output which is compared to the torque commanded input to produce an error signal. UC1625 use this error signal to regulate the output current (or torque) by controlling the duty cycle of the output transistors.

For the case when the resolver/syncho are available instead of Hall-effect devices, the circuit shown in Figure 9C converts the resolver ( $\sin$ and cos) signals to Hall signals which can used to commutate the output transistors.


NOTES:

1. Dimensions are in inches (MM).

FIGURE 8. PW-8X075P6 OUTLINE


NOTES:

1. C8 is a ceramic capacitor and should be selected per DDC Application Note AN/H-6, PW-82351 Motor Drive Power Supply, equation 1.
2. C9 is an electrolytic capacitor and should be selected per DDC Application Note AN/H-6, PW-82351 Motor Drive Power Supply, equation 1
3. C 10 is $22 \mu \mathrm{~F}, 15 \mathrm{~V}$ electolytic capacitor. C11 is $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$ ceramic capacitor
4. Resistance and power of R20, R21 is application specific.


NOTES:

1. C8 is a ceramic capacitor and should be selected per DDC Application Note AN/H-6, PW-82351 Motor Drive Power Supply, equation 1.
2. C9 is an electrolytic capacitor and should be selected per DDC Application Note AN/H-6, PW-82351 Motor Drive Power Supply, equation 1
3. C10 is $22 \mu \mathrm{~F}, 15 \mathrm{~V}$ electrolytic capacitor. C11 is $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$ ceramic capacitor.
4. Resistance and power of R20 and R21 is application specific.
5. All resistors have a tolerance of $\pm 10 \%$, unless otherwise specified
6. The CD4050 converts the +15 V logic output of the UC-1625 to +5 V logic signals.
7. The CD4049 (or equivalent) inverts the upper signal from the UC-1625.
$8.1 \%$ or better, depending on required accuracy.
8. $\mathrm{Q}_{1}$ can be either IRML2402 or IRMU014 ir IRLD014.
9. These high impedance inputs and summing junctions of the operational amplifiers are highly sensitive to noise.
10. These grounds should be closely tied together to reduce ground noise effect.


FIGURE 9C. RESOLVER TO HALL SIGNAL CONVERSION CIRCUIT

## ORDERING INFORMATION



0 = Standard DDC Procedures no, Burn-In 2 = High Reliability Processing with Burn-In

Temperature Grade/Data Requirements:
$1=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$3=-0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$4=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ with Variables Test Data
$8=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ with Variables Test Data $9=-55^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

Voltage Rating
$6=600 \mathrm{~V}$

Current Rating
$075=75 \mathrm{~A}$

Features
3 = Standard $1 / 2$ Bridge
4 = Standard $1 ⁄ 2$ Bridge w/ current sense
5 = Standard $1 / 2$ Bridge w/ regenerative voltage clamp

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith.

Specifications are subject to change without notice.

105 Wilbur Place, Bohemia, New York 11716-2482
For Technical Support - 1-800-DDC-5757 ext. 7420
Headquarters - Tel: (631) 567-5600 ext. 7420, Fax: (631) 567-7358
Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610
West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988
Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264
Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689
World Wide Web - http://www.ddc-web.com

