

Low Voltage Class-D PWM Headphone Amplifier

Features

- Up to 95 dB Dynamic Range
- ♦ 1.8 V to 2.4 V Analog and Digital Supplies
- ♦ Sample Rates up to 96 kHz
- Digital Tone Control
 - 3 Selectable HPF and LPF Corner Frequencies
 - 12 dB Boost for Bass and Treble 1 dB step size
- ♦ Programmable Digital Volume Control
 - +18 to -96 dB in 1 dB steps
- Peak Signal Soft Limiting
- ♦ De-emphasis for 32 kHz, 44.1 kHz, and 48 kHz
- ♦ Selectable Outputs for Each Channel, including
 - Channel A: R, L, mono (L + R) / 2, mute
 - Channel B: R, L, mono (L + R) / 2, mute
- ♦ PWM PopGuard[®]
- 23 mW/Channel into 16 Ω @ 2.4 V

Description

The CS44L11 is a complete stereo digital-to-PWM Class-D audio amplifier system controller including interpolation, volume control, and a headphone amplifier in a 16-pin TSSOP package.


The CS44L11 architecture uses a direct-to-digital approach that maintains digital signal integrity to the final output filter. This minimizes analog interference effects that can negatively affect system performance.

The CS44L11 contains on-chip digital bass and treble boost, peak signal limiting, and de-emphasis. The PWM amplifier can achieve greater than 90% efficiency. This efficiency leads to longer battery life for portable systems, smaller device package, less heat sink requirements, and smaller power supplies.

The CS44L11 is ideal for portable audio, headphone amplifiers, and mobile phones.

ORDERING INFORMATION

CS44L11-CZZ, Lead Free -10 to 70 °C 16-pin TSSOP



Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.





TABLE OF CONTENTS

1.	CHARACTERISTICS AND SPECIFICATIONS	
	PERFORMANCE SPECIFICATIONS	
	SWITCHING CHARACTERISTICS	
	SWITCHING CHARACTERISTICS - CONTROL PORT - I ² C FORMAT	
	TYPICAL CONNECTION DIAGRAMS	
	REGISTER QUICK REFERENCE	
4.	REGISTER DESCRIPTIONS	
	4.1 Power and Muting Control (address 02h)	
	4.1.1 Soft Ramp and Zero Cross Control (SZC)	
	4.1.2 Power Down (PDN)	
	4.1.3 Float Output (FLT)	
	4.1.4 Ramp-Up Bypass (RUPBYP)	
	4.1.5 Ramp-Down Bypass (RDNBYP)	
	4.2 Channel A Volume Control (address 03h) (VOLA)	14
	4.3 Channel B Volume Control (address 04h) (VOLB)	
	4.4 Tone Control (address 05h)	
	4.4.1 Bass Boost Level (BB)	
	4.4.2 Treble Boost Level (TB)	15
	4.5 Mode Control 1 (address 06h)	
	4.5.1 Bass Boost Corner Frequency (BBCF)	
	4.5.2 Treble Boost Corner Frequency (TBCF)	
	4.5.3 Tone Control Mode (TC)	
	4.5.4 Tone Control Enable (TC_EN)	
	4.5.5 Peak Signal Limiter Enable (LIM_EN)	
	4.6 Limiter Attack Rate (address 07h) (ARATE)	
	4.7 Limiter Release Rate (address 08h) (RRATE)	
	4.8 Volume and Mixing Control (address 09h)	19
	4.8.1 Ramp Speed (RMP_SP)	19
	4.8.2 ATAPI Channel Mixing and Muting (ATAPI)	19
	4.9 Mode Control 2 (address 0Ah)	
	4.9.1 Master Clock Divide Enable (MCLKDIV)	
	4.9.2 Clock Divide (CLKDIV)	
	4.9.3 Double-Speed Mode (DBS)	
	4.9.4 Frequency Shift (FRQSFT)	
	4.9.5 De-Emphasis Control (DEM)	
	4.10 Mode Control 3 (address 0Bh)	
	4.10.1 Digital Interface Formats (DIF)	
	4.10.2 Channel A Volume = Channel B Volume (A=B)	
	4.10.3 Volume Control Bypass (VCBYP)	
	4.10.4 Control Port Enable (CP_EN)	
	4.10.5 Freeze (FREEZE)	
	4.11 Revision Indicator (address 0Ch)[Read Only]	
	PIN DESCRIPTION	
6.	APPLICATIONS	
	6.1 Grounding and Power Supply Decoupling	
	6.2 Clock Modes	
	6.3 De-Emphasis	
	6.4 PWM PopGuard Transient Control	
	6.5 Recommended Power-Up Sequence	
	6.5.1 Stand-Alone Mode	
	6.5.2 Control Port Mode	
7.	CONTROL PORT INTERFACE	28



	7.1 I ² C Format	28
	7.1.1 Writing in I ² C Format	28
	7.1.2 Reading in I ² C Format	28
	7.2 Memory Address Pointer (MAP)	28
	7.2.1 INCR (Auto Map Increment Enable)	28
	7.2.2 MAP3-0 (Memory Address Pointer)	29
	8. PARAMETER DEFINITIONS	32
	9. REFERENCES	
	10. PACKAGE DIMENSIONS	33
	11. REVISION HISTORY	
_IS7	Γ OF FIGURES	
	Figure 1. Serial Audio Data Interface Timing	8
	Figure 2. Control Port Timing - I ² C Format	
	Figure 3. Typical CS44L11 Connection Diagram Stand-Alone Mode	
	Figure 4. Typical CS44L11 Connection Diagram Control Port Mode	
	Figure 5. Dynamics Control Block Diagram	
	Figure 6. De-Emphasis Curve	
	Figure 7. Control Port Timing, I ² C Format	
	Figure 8. Single-Speed Stopband Rejection	
	Figure 9. Single-Speed Transition Band	
	Figure 10. Single-Speed Transition Band (Detail)	
	Figure 11. Single-Speed Passband Ripple	
	Figure 12. Double-Speed Stopband Rejection	
	Figure 13. Double-Speed Transition Band	
	Figure 14. Double-Speed Transition Band (Detail)	
	Figure 15. Double-Speed Passband Ripple	
	Figure 16. Left-Justified, up to 24-Bit Data	
	Figure 17. Right-Justified, 24-Bit Data	
	Figure 18. I ² S, Up to 24-Bit Data	
	Figure 19. Right-Justified, 16-Bit Data	
_IS7	Γ OF TABLES	
	Table 1. Register Quick Reference	12
	Table 2. Example Volume Settings	
	Table 3. Example Bass Boost Settings	
	Table 4. Example Treble Boost Settings	
	Table 5. Base Boost Corner Frequencies in Single-Speed Mode	
	Table 6. Base Boost Corner Frequencies in Double-Speed Mode	
	Table 7. Treble Boost Corner Frequencies in Single-Speed Mode	
	Table 8. Example Limiter Attack Rate Settings	
	Table 9. Example Limiter Release Rate Settings	
	Table 10. ATAPI Decode	
	Table 11. Single-Speed Clock Modes - Control Port Mode	
	Table 12. Single-Speed Clock Modes - Stand-Alone Mode	
	Table 13. Double-Speed Clock Modes - Control Port Mode	
	Table 14. Digital Interface Format (Stand-Alone Mode)	
	Table 15. Revision History	



1. CHARACTERISTICS AND SPECIFICATIONS

(All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltages and $TA = 25^{\circ}C$.)

SPECIFIED OPERATING CONDITIONS

(GND = 0 V, all voltages with respect to 0 V)

Parameters	Symbol	Min	Тур	Max	Units
DC Power Supplies: Headphon	e VA_HPx	1.7	-	2.5	V
Digita	ND	1.7	-	2.5	V
Ambient Temperature	T _A	-10	-	70	°C

ABSOLUTE MAXIMUM RATINGS

(GND = 0 V; all voltages with respect to 0 V. Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.)

Parameters		Symbol	Min	Max	Units
DC Power Supplies:	Headphone	VA_HPx	-0.3	3.0	V
	Digital	VD	-0.3	3.0	V
Input Current, Any Pin Except Supplies		l _{in}		±10	mA
Digital Input Voltage		V _{IND}	-0.3	VD + 0.4	V
Ambient Operating Temperature (power applied)		T _A	-55	125	°C
Storage Temperature		T _{stg}	-65	150	°C



PERFORMANCE SPECIFICATIONS

(Full-Scale Output Sine Wave, 997 Hz, MCLK = 12.288 MHz, Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified; Fs for Single-Speed Mode = 48 kHz, SCLK = 3.072 MHz; Fs for Double-Speed Mode = 96 kHz, SCLK = 6.144 MHz. Test load RL= 16 Ω , CL = 10 pF. Performance results are measured in production using a 4700 μ F capacitor on the VA_HPx pins. Results will be degraded if smaller value capacitors are used.)

Parameter Symbol Min Typ Max Headphone Output Dynamic Performance for VD = VA_HPx = 2.4 V Dynamic Range 18 to 24-Bit A-Weighted 90 95 - UnWeighted 88 93 - - 16-Bit A-Weighted 88 93 - Unweighted 86 91 - Total Harmonic Distortion + Noise 0 dBFS THD+N - -60 -55 -20 dBFS - -73 - - -33 - Interchannel Isolation (1 kHz) - TBD - Headphone Output Dynamic Performance for VD = VA_HPx = 1.8 V	dB dB dB dB
Dynamic Range	dB dB dB
UnWeighted 88 93 -	dB dB dB
16-Bit	dB dB
Unweighted	dB
Total Harmonic Distortion + Noise 0 dBFS	
-20 dBFS73337333753575757575	dB
-60 dBFS33 - Interchannel Isolation (1 kHz) - TBD - Headphone Output Dynamic Performance for VD = VA_HPx = 1.8 V	
Interchannel Isolation (1 kHz) - TBD - Headphone Output Dynamic Performance for VD = VA_HPx = 1.8 V	dB
Headphone Output Dynamic Performance for VD = VA_HPx = 1.8 V	dB
	dB
Dynamic Range 18 to 24-Bit A-Weighted 87 92 -	dB
UnWeighted 85 90 -	dB
16-Bit A-Weighted 85 90 -	dB
Unweighted 83 88 -	dB
Total Harmonic Distortion + Noise 0 dB THD+N55 -50	dB
-20 dB70 -	dB
-60 dB30 -	dB
Interchannel Isolation (1 kHz) - 60 -	dB
PWM Headphone Output	
Full-Scale Headphone Output Voltage - 0.75 x -	Vpp
VA_HP	
Headphone Output Quiescent Voltage - 0.5 x -	VDC
VA_HP	
Interchannel Gain Mismatch - 0.1 -	dB
Modulation Index 85	
Maximum Headphone Output VA_HPx=2.4 V I _{HP} - 38 -	%
RMS AC-Current	% mA

			Sing	le-Speed	d Mode	Double-Speed Mode			
Para	meter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Digital Filter Response (Note 1))						•			
Passband	to -0.05 dB corner		0	-	.4535	-	-	-	Fs
(Note 2)	to -0.1 dB corner		-	-	-	0	-	.4426	Fs
	to -3 dB corner		0	-	.4998	0	-	.4984	Fs
Frequency Response 10	Hz to 20 kHz		02	-	+.08	0	-	+0.11	dB
	(Note 3)								
StopBand			.5465	-	-	.577	-	-	Fs
StopBand Attenuation	(Note 4)		50	-	-	55	-	-	dB
Group Delay		tgd	-	9/Fs	-	-	4/Fs	-	S



			Single-Speed Mode Double-Speed Mo			Mode			
Parameter		Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Passband Group Delay Deviation	0 - 40 kHz		-	-	-	-	±1.39/Fs	-	S
	0 - 20 kHz		-	±0.36/Fs	-	-	±0.23/Fs	-	s
De-emphasis Error	Fs = 32 kHz		-	-	+.2/1		(Note 5)		dB
(Relative to 1 kHz)	Fs = 44.1 kHz		-	-	+.05/14				dB
	Fs = 48 kHz		-	-	+0/22				dB

Notes:

- 1. Filter response is not tested but is guaranteed by design.
- 2. Response is clock-dependent and will scale with Fs. Note that the response plots (Figures 8-15) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
- 3. Referenced to a 1 kHz, full-scale sine wave.
- 4. For Single-Speed Mode, the measurement bandwidth is 0.5465 Fs to 3 Fs. For Double-Speed Mode, the measurement bandwidth is 0.577 Fs to 1.4 Fs.
- 5. De-emphasis is not available in Double-Speed Mode.



DIGITAL CHARACTERISTICS

(GND = 0 V; all voltages with respect to 0 V.)

Parameters	Symbol	Min	Тур	Max	Units
High-Level Input Voltage	V_{IH}	0.7 x VD	-	-	V
Low-Level Input Voltage	V_{IL}	-	-	0.3 x VD	V
Input Leakage Current	l _{in}	-	-	±10	μΑ
Input Capacitance		-	8	-	pF

POWER AND THERMAL CHARACTERISTICS

(GND = 0 V; all voltages with respect to 0 V. HP_x outputs unloaded.)

Parameters	}	Symbol	Min	Тур	Max	Units
Power Down (Note 6)						
Power Supply Current	VD = VA_HPx = 2.4 V		-	380	-	μΑ
	$VD = VA_HPx = 1.8 V$		-	110	-	μA
Normal Operation (Note 7)						
Power Supply Current	VD = VA_HPx = 2.4 V		-	14	-	mA
	$VD = VA_HPx = 1.8 V$		-	9	-	mA
Total Power Dissipation-	VD = VA_HPx = 2.4 V		-	34	-	mW
Normal Operation (Note 6)	$VD = VA_HPx = 1.8 V$		-	16	-	mW
Maximum Headphone Power Output						
(1 kHz full-scale sine wave	$VA_HPx = 2.4 V$		-	23	-	mW
into 16 Ω load)	$VA_HPx = 1.8 V$		-	13	-	mW
Power Supply Rejection Ratio		PSRR	-	0	-	dB
Package Thermal Resistance		θ_{JA}	-	75	-	°C/Watt

Notes:

- 6. Power Down Mode is defined as \overline{RST} = LOW with all clocks and data lines held static.
- 7. Normal operation is defined as RST = HI.



SWITCHING CHARACTERISTICS

(GND = 0 V; all voltages with respect to 0 V.)

Param	eters	Symbol	Min	Тур	Max	Units
Input Sample Rate	Single-Speed Mode	Fs	8	-	50	kHz
	Double-Speed Mode	Fs	50	-	100	kHz
MCLK Duty Cycle			40	50	60	%
LRCK Duty Cycle			40	50	60	%
SCLK Pulse Width Low		t _{sclkl}	20	-	-	ns
SCLK Pulse Width High		t _{sclkh}	20	-	-	ns
SCLK Period	Single-Speed Mode	t _{sclkw}	1 (128) <i>F</i> s	-	-	ns
	Double-Speed Mode	t _{sclkw}	1 (64) <i>Fs</i>	-	-	ns
SCLK rising to LRCK edge dela	ay	t _{slrd}	20	-	-	ns
SCLK rising to LRCK edge setu	up time	t _{slrs}	20	-	-	ns
SDIN valid to SCLK rising setu	p time	t _{sdlrs}	20	-	-	ns
SCLK rising to SDIN hold time		t _{sdh}	20	-	-	ns




Figure 1. Serial Audio Data Interface Timing



SWITCHING CHARACTERISTICS - CONTROL PORT - I²C FORMAT

(GND = 0 V; all voltages with respect to 0 V.)

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f _{scl}	-	100	kHz
RST Rising Edge to Start	t _{irs}	500	-	ns
Bus Free Time Between Transmissions	t _{buf}	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t _{hdst}	4.0	-	μs
Clock Low time	t _{low}	4.7	-	μs
Clock High Time	t _{high}	4.0	-	μs
Setup Time for Repeated Start Condition	t _{sust}	4.7	-	μs
SDA Hold Time from SCL Falling (Note 8)	t _{hdd}	0	-	μs
SDA Setup time to SCL Rising	t _{sud}	250	-	ns
Rise Time of SCL and SDA	t _{rc} , t _{rc}	-	1	μs
Fall Time SCL and SDA	t _{fc} , t _{fc}	-	300	ns
Setup Time for Stop Condition	t _{susp}	4.7	-	μs
Acknowledge Delay from SCL Falling (Note 9)	t _{ack}	-	(Note 10)	ns

Notes:

- 8. Data must be held for sufficient time to bridge the transition time, t_{fc} , of SCL.
- 9. The acknowledge delay is based on MCLK and can limit the maximum transaction speed.
- 10. $\frac{5}{256 \times F_s}$ for Single-Speed Mode and $\frac{5}{128 \times F_s}$ for Double-Speed Mode.





Figure 2. Control Port Timing - I²C Format




2. TYPICAL CONNECTION DIAGRAMS



 $^{^*}$ Filter component values shown are for a 16 Ω load. Please see the CDB44L11 datasheet for information on how to calculate filter values for other loads.

Figure 3. Typical CS44L11 Connection Diagram Stand-Alone Mode





 $^{^*}$ Filter component values shown are for a 16 Ω load. Please see the CDB44L11 datasheet for information on how to calculate filter values for other loads.

Figure 4. Typical CS44L11 Connection Diagram Control Port Mode



3. REGISTER QUICK REFERENCE

Addr	Function	7	6	5	4	3	2	1	0
2h	Power and Muting Control	SZC1	SZC0	PDN	FLT	RUPBYP	RDNBYP	Reserved	Reserved
	default	1	0	1	0	0	0	0	0
3h	Channel A Volume Control	VOLA7	VOLA6	VOLA5	VOLA4	VOLA3	VOLA2	VOLA1	VOLA0
	default	0	0	0	0	0	0	0	0
4h	Channel B Volume Control	VOLB7	VOLB6	VOLB5	VOLB4	VOLB3	VOLB2	VOLB1	VOLB0
	default	0	0	0	0	0	0	0	0
5h	Tone Control	BB3	BB2	BB1	BB0	TB3	TB2	TB1	TB0
	default	0	0	0	0	0	0	0	0
6h	Mode Control 1	BBCF1	BBCF0	TBCF1	TBCF0	TC1	TC0	TC_EN	LIM_EN
	default	0	0	0	0	0	0	0	0
7h	Limiter Attack Rate	ARATE7	ARATE6	ARATE5	ARATE4	ARATE3	ARATE2	ARATE1	ARATE0
	default	0	0	0	1	0	0	0	0
8h	Limiter Release Rate	RRATE7	RRATE6	RRATE5	RRATE4	RRATE3	RRATE2	RRATE1	RRATE0
	default	0	0	1	0	0	0	0	0
9h	Volume and Mixing Control	Reserved	Reserved	RMP_SP 1	RMP_SP 0	ATAPI3	ATAPI2	ATAPI1	ATAPI0
	default	0	0	0	1	1	0	0	1
Ah	Mode Control2	mclkdiv	CLKDV1	CLKDV0	DBS	FRQSFT 1	FRQSFT 0	DEM1	DEM0
	default	0	0	0	0	0	0	0	0
Bh	Mode Control 3	DIF1	DIF0	A=B	VCBYP	CP_EN	FREEZE	Reserved	Reserved
	default	0	0	0	0	0	0	0	0
Ch	Revision Indicator	Reserved	Reserved	Reserved	Reserved	REV3	REV2	REV1	REV0
	default	0	0	0	0	Read Only	Read Only	Read Only	Read Only

Table 1. Register Quick Reference



4. REGISTER DESCRIPTIONS

4.1 Power and Muting Control (address 02h)

7	6	5	4	3	2	1	0
SZC1	SZC0	PDN	FLT	RUPBYP	RDNBYP	Reserved	Reserved
1	0	1	0	0	0	0	0

4.1.1 Soft Ramp and Zero Cross Control (SZC)

Default = 10

00 - Immediate Change

01 - Zero Cross Control

10 - Ramped Control

11 - Reserved

Function:

Immediate Change

When Immediate Change is selected, all level changes will take effect immediately in one step.

Zero Cross Control

Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a time-out period of 512 sample periods (10.7 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.

Ramped Control

Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 8 left/right clock periods.

Note: Ramped Control is not available in Double-Speed Mode.

4.1.2 Power Down (PDN)

Default = 1

0 - Disabled

1 - Enabled

Function:

The entire device will enter a low-power state when this function is enabled, and the contents of the control registers are retained in this mode. The power-down bit defaults to 'enabled' on power-up and must be disabled before normal operation in Control Port Mode can occur.

4.1.3 Float Output (FLT)

Default = 0

0 - Disabled

1 - Enabled

Function:

When enabled, this bit will cause the headphone output of the CS44L11 to float when in the power down state (PDN=1). The float function can be used in single-ended applications to maintain the charge on the



DC-blocking capacitor during power transients. On power transitions, the output will quickly change to the bias point; however, if the DC-blocking capacitor still has a full charge, as in short power cycles, the transition will be very small, often inaudible. Refer to Section 6.4.

4.1.4 Ramp-Up Bypass (RUPBYP)

Default = 0

0 - Normal

1 - Bypass

Function:

When in normal mode, the duty cycle of the output PWM signal is increased at a rate determined by the Ramp Speed variable (RMP_SPx). Normal mode is used in Single-Ended applications to reduce pops in the output caused by the DC-blocking capacitor. When the ramp-up function is bypassed in Single-Ended applications, there will be an abrupt change in the output signal. Refer to Section 6.4.

4.1.5 Ramp-Down Bypass (RDNBYP)

Default = 0

0 - Disabled

1 - Enabled

Function:

When in normal mode, the duty cycle of the output PWM signal is decreased at a rate determined by the Ramp Speed variable (RMP_SPx). Normal mode is used in Single-Ended applications to reduce pops in the output caused by the DC-blocking capacitor and changes in bias conditions. When the ramp-down function is bypassed in Single-Ended applications, there will be an abrupt change in the output signal. Refer to Section 6.4.

4.2 Channel A Volume Control (address 03h) (VOLA)

4.3 Channel B Volume Control (address 04h) (VOLB)

7	6	5	4	3	2	1	0
VOLx7	VOLx6	VOLx5	VOLx4	VOLx3	VOLx2	VOLx1	VOLx0
0	0	0	0	0	0	0	0

Default = 0 dB (No attenuation)

Function:

The Volume Control registers allow independent control of the signal levels in 1 dB increments from +18 to -96 dB. Volume settings are decoded using a 2's complement code, as shown in Table 2. The volume changes are implemented as dictated by the Soft and Zero Cross bits. All volume settings less than -96 dB are equivalent to muting the channel via the ATAPI bits (see Section 4.8.2).

Note: All volume settings greater than +18 dB are interpreted as +18 dB.

Binary Code	Decimal Value	Volume Setting
00001100	12	+12 dB
00000111	7	+7 dB
00000000	0	0 dB
11000100	-60	-60 dB
10100110	-90	-90 dB

Table 2. Example Volume Settings



4.4 Tone Control (address 05h)

	7	6	5	4	3	2	1	0
ĺ	BB3	BB2	BB1	BB0	TB3	TB2	TB1	TB0
	0	0	0	0	0	0	0	0

4.4.1 Bass Boost Level (BB)

Default = 0 dB (No Bass Boost)

Function:

The level of the shelving Bass Boost filter is set by Bass Boost Level. The level can be adjusted in 1 dB increments from 0 to +12 dB of boost. Boost levels are decoded as shown in Table 3. Levels above +12 dB are interpreted as +12 dB.

Binary Code	Decimal Value	Boost Setting
0000 0000	0	0 dB
0000 0010	2	+2 dB
0000 0110	6	+6 dB
0000 1001	9	+9 dB
0000 1100	12	+12 dB

Table 3. Example Bass Boost Settings

4.4.2 Treble Boost Level (TB)

Default = 0 dB (No Treble Boost)

Function:

The level of the shelving Treble Boost filter is set by Treble Boost Level. The level can be adjusted in 1 dB increments from 0 to +12 dB of boost. Boost levels are decoded as shown in Table 4. Levels above +12 dB are interpreted as +12 dB.

Note: Treble Boost is not available in Double-Speed Mode.

Binary Code	Decimal Value	Boost Setting
0000 0000	0	0 dB
0000 0010	2	+2 dB
0000 0110	6	+6 dB
0000 1001	9	+9 dB
0000 1100	12	+12 dB

Table 4. Example Treble Boost Settings

4.5 Mode Control 1 (address 06h)

7	6	5	4	3	2	1	0
BBCF1	BBCF0	TBCF1	TBCF0	TC1	TC0	TC_EN	LIM_EN
0	0	0	0	0	0	0	0



4.5.1 Bass Boost Corner Frequency (BBCF)

Default = 00

00 - 50 Hz

01 - 100 Hz

10 - 200 Hz

11 - Reserved

Function:

The Bass Boost corner frequency is user-selectable. The corner frequency is a function of LRCK (sampling frequency), the DBS bit and the BBCF bits as shown in Table 5 and Table 6.

BBCF	LRCK in Single-Speed Mode (DBS=0)					
	48 kHz	24 kHz	12 kHz	8 kHz		
Fs						
00	50 Hz	25 Hz	12.5 Hz	8.33 Hz		
01	100 Hz	50 Hz	25 Hz	16.7 Hz		
10	200 Hz	100 Hz	50 Hz	33.3 Hz		
11	Reserved	Reserved	Reserved	Reserved		

Table 5. Base Boost Corner Frequencies in Single-Speed Mode

BBCF	LRCK in Double-Speed Mode (DBS=1)						
Fs	96 kHz	96 kHz 48 kHz		16 kHz			
00	50 Hz	25 Hz	12.5 Hz	8.33 Hz			
01	100 Hz	50 Hz	25 Hz	16.7 Hz			
10	200 Hz	100 Hz	50 Hz	33.3 Hz			
11	Reserved	Reserved	Reserved	Reserved			

Table 6. Base Boost Corner Frequencies in Double-Speed Mode

4.5.2 Treble Boost Corner Frequency (TBCF)

Default = 00

00 - 2 kHz

01 - 4 kHz

10 - 7 kHz

11 - Reserved

Function:

The Treble Boost corner frequency is user selectable. The corner frequency is a function of LRCK (sampling frequency) and the TBCF bits as shown in Table 7.

Note: Treble Boost is not available in Double-Speed Mode.

TBCF	LRCK in Single-Speed Mode (DBS=0)						
Fs	48 kHz	24 kHz	12 kHz	8 kHz			
00	2 kHz	1 kHz	0.5 kHz	0.33 kHz			
01	4 kHz	2 kHz	1 kHz	0.67 kHz			
10	7 kHz	3.5 kHz	1.75 kHz	1.17 kHz			
11	Reserved	Reserved	Reserved	Reserved			

Table 7. Treble Boost Corner Frequencies in Single-Speed Mode



4.5.3 Tone Control Mode (TC)

Default = 00

00 - All settings are taken from user registers

01 - 12 dB of Bass Boost at 100 Hz and 6 dB of Treble Boost at 7 kHz (at LRCK = 48 kHz)

10 - 8 dB of Bass Boost at 100 Hz and 4 dB of Treble Boost at 7 kHz (at LRCK = 48 kHz)

11 - 4 dB of Bass Boost at 100 Hz and 2 dB of Treble Boost at 7 kHz (at LRCK = 48 kHz)

Function:

The Tone Control Mode bits determine how the Bass Boost and Treble Boost features are configured. The user-defined settings from the Bass and Treble Boost Level and Corner Frequency registers are used when these bits are set to '00'. Alternately, one of three pre-defined settings may be used (these settings are a function of LRCK - refer to Tables 5, 6, and 7).

Note: Treble Boost is not available in Double-Speed Mode.

4.5.4 Tone Control Enable (TC_EN)

Default = 0

0 - Disabled

1 - Enabled

Function:

The Bass Boost and Treble Boost features are active when this function is enabled.

4.5.5 Peak Signal Limiter Enable (LIM_EN)

Default = 0

0 - Disabled

1 - Enabled

Function:

The CS44L11 will limit the maximum signal amplitude to prevent clipping when this function is enabled. Peak Signal Limiting is performed by first decreasing the Bass and Treble Boost Levels. If the signal is still clipping, the digital attenuation is increased. The attack rate is determined by the Limiter Attack Rate register.

Once the signal has dropped below the clipping level, the attenuation is decreased back to the user-selected level, followed by the Bass Boost being increased back to the user-selected level. The release rate is determined by the Limiter Release Rate register.

Note: The A=B bit should be set to '1' for optimal limiter performance.



4.6 Limiter Attack Rate (address 07h) (ARATE)

7	6	5	4	3	2	1	0
ARATE7	ARATE6	ARATE5	ARATE4	ARATE3	ARATE2	ARATE1	ARATE0
0	0	0	1	0	0	0	0

Default = 10h - 2 LRCK's per 1/8 dB

Function:

The limiter attack rate is user-selectable. The rate is a function of sampling frequency, Fs, and the value in the Limiter Attack Rate register. Rates are calculated using the function RATE = 32/{value}, where {value} is the decimal value in the Limiter Attack Rate register and RATE is in LRCK's per 1/8 dB of change.

A value of zero in this register is not recommended, as it will induce erratic behavior of the limiter. Use the LIM_EN bit to disable the limiter function (see "Peak Signal Limiter Enable (LIM_EN)").

Binary Code	Decimal Value	LRCK's per 1/8 dB
0000001	1	32
00010100	20	1.6
00101000	40	0.8
00111100	60	0.53
01011010	90	0.356

Table 8. Example Limiter Attack Rate Settings

4.7 Limiter Release Rate (address 08h) (RRATE)

7	6	5	4	3	2	1	0
RRATE7	RRATE6	RRATE5	RRATE4	RRATE3	RRATE2	RRATE1	RRATE0
0	0	1	0	0	0	0	0

Default = 20h - 16 LRCK's per 1/8 dB

Function:

The limiter release rate is user-selectable. The rate is a function of sampling frequency, Fs, and the value in the Limiter Release Rate register. Rates are calculated using the function RATE = 512/{value}, where {value} is the decimal value in the Limiter Release Rate register and RATE is in LRCK's per 1/8 dB of change.

Note: A value of zero in this register is not recommended, as it will induce erratic behavior of the limiter. Use the LIM_EN bit to disable the limiter function (see "Peak Signal Limiter Enable (LIM_EN)").

Binary Code	Decimal Value	LRCK's per 1/8 dB
0000001	1	512
00010100	20	25
00101000	40	12
00111100	60	8
01011010	90	5

Table 9. Example Limiter Release Rate Settings



4.8 Volume and Mixing Control (address 09h)

7	6	5	4	3	2	1	0
Reserved	Reserved	RMP_SP1	RMP_SP0	ATAPI3	ATAPI2	ATAPI1	ATAPI0
0	0	0	0	1	0	0	1

4.8.1 Ramp Speed (RMP_SP)

Default = 01

00 - Ramp speed = approximately 0.1 seconds

01 - Ramp speed = approximately 0.2 seconds

10 - Ramp speed = approximately 0.3 seconds

11 - Ramp speed = approximately 0.65 seconds

Function:

This feature is used in Single-Ended applications to reduce pops in the output caused by the DC-blocking capacitor. When in Control Port Mode, the Ramp Speed sets the time for the PWM signal to linearly ramp up and down from the bias point (50% PWM duty cycle). Refer to Section 6.4.

4.8.2 ATAPI Channel Mixing and Muting (ATAPI)

Default = 1001 - HP_A = L, HP_B = R (Stereo)

Function:

The CS44L11 implements the channel mixing functions of the ATAPI CD-ROM specification. Refer to Table 10 and Figure 5 for additional information.

Note: All mixing functions occur prior to the digital volume control.

ATAPI3	ATAPI2	ATAPI1	ATAPI0	HP_A	HP_B
0	0	0	0	MUTE	MUTE
0	0	0	1	MUTE	R
0	0	1	0	MUTE	L
0	0	1	1	MUTE	[(L+R)/2]
0	1	0	0	R	MUTE
0	1	0	1	R	R
0	1	1	0	R	L
0	1	1	1	R	[(L+R)/2]
1	0	0	0	L	MUTE
1	0	0	1	L	R
1	0	1	0	L	L
1	0	1	1	L	[(L+R)/2]
1	1	0	0	[(L+R)/2]	MUTE
1	1	0	1	[(L+R)/2]	R
1	1	1	0	[(L+R)/2]	L
1	1	1	1	[(L+R)/2]	[(L+R)/2]

Table 10. ATAPI Decode




Figure 5. Dynamics Control Block Diagram

4.9 Mode Control 2 (address 0Ah)

7	6	5	4	3	2	1	0
mclkdiv	CLKDV1	CLKDV0	DBS	FRQSFT1	FRQSFT0	DEM1	DEM0
0	0	0	0	0	0	0	0

4.9.1 Master Clock Divide Enable (MCLKDIV)

Default = 0

Function:

The MCLKDIV bit enables a circuit which divides the externally applied MCLK signal by 2 prior to all other internal circuitry. MCLKDIV, DBS, CLKDIV and FRQSFT are set per the user's MCLK and LRCK requirements. Refer to Tables 11, 12, 13, and Section 6.2.

4.9.2 Clock Divide (CLKDIV)

Default = 00

Function:

MCLKDIV, DBS, CLKDIV and FRQSFT are set per the user's MCLK and LRCK requirements. Refer to Tables 11, 12, 13, and Section 6.2.



4.9.3 Double-Speed Mode (DBS)

Default = 0

0 - Single-Speed

1 - Double-Speed (DBS)

Function:

Single-Speed supports 8 kHz to 50 kHz sample rates and Double-Speed supports 50 kHz to 96 kHz sample rates. MCLKDIV, DBS, CLKDIV and FRQSFT are set per the user's MCLK and LRCK requirements. Refer to Tables 11, 12, 13, and Section 6.2.

Note: De-emphasis, ramp control, and treble control are not available in Double-Speed Mode.

4.9.4 Frequency Shift (FRQSFT)

Default = 00

Function:

MCLKDIV, DBS, CLKDIV and FRQSFT are set per the user's MCLK and LRCK requirements. Refer to Tables 11, 12, 13, and Section 6.2.

	_	S = 0 DIV = 0	DBS = 0 MCLKDIV = 1						
LRCK (kHz)	MCLK/ LRCK	MCLK (MHz)	MCLK/ LRCK	MCLK (MHz)	FRQSFT1	FRQSFT0	CLKDIV1	CLKDIV0	PWM Switching Freq. (kHz)
48	256	12.288	512	24.576	0	0	0	0	384
48	512	24.576	1024	49.152	0	0	1	0	1
44.1	256	11.2896	512	22.5792	0	0	0	0	352.8
44.1	512	22.5792	1024	45.1584	0	0	1	0	1
32	512	16.384	1024	32.768	0	1	0	0	512
32	1024	32.768	2048	65.536	0	1	1	0	1
24	512	12.288	1024	24.576	0	1	0	0	384
24	1024	24.576	2048	49.152	0	1	1	0	1
12	1024	12.288	2048	24.576	1	0	0	0	384
12	2048	24.576	4096	49.152	1	0	1	0	

Table 11. Single-Speed Clock Modes - Control Port Mode

LRCK (kHz)	MCLK/ LRCK	MCLK (MHz)	PWM Switching Freq. (kHz)
48	256	12.288	384
48	512	24.576	
44.1	256	11.2896	352.8
44.1	512	22.5792	
32	1024	32.768	512
24	1024	24.576	384
12	2048	24.576	

Table 12. Single-Speed Clock Modes - Stand-Alone Mode



	DBS = 1 MCLKDIV = 0		DBS MCLKI						
LRCK (kHz)	MCLK/ LRCK	MCLK (MHz)	MCLK/ LRCK	MCLK (MHz)	FRQSFT1	FRQSFT0	CLKDIV1	CLKDIV0	PWM Switching Freq. (kHz)
96	128	12.288	256	24.576	0	0	0	0	384
96	256	24.576	512	49.152	0	0	1	0	1
88.2	128	11.2896	256	22.5792	0	0	0	0	352.8
88.2	256	22.5792	512	45.1584	0	0	1	0	1

Table 13. Double-Speed Clock Modes - Control Port Mode

4.9.5 De-Emphasis Control (DEM)

Default = 00

00 - Disabled

01 - 44.1 kHz

10 - 48 kHz

11 - 32 kHz

Function:

Selects the appropriate digital filter to maintain the standard 15 μ s/50 μ s digital de-emphasis filter response at 32, 44.1 or 48 kHz sample rates (see Figure 6).

Note: De-emphasis is not available in Double-Speed Mode.




Figure 6. De-Emphasis Curve



4.10 Mode Control 3 (address 0Bh)

7	6	5	4	3	2	1	0
DIF1	DIF0	A=B	VCBYP	CP_EN	FREEZE	HPSEN	Reserved
0	0	0	0	0	0	0	0

4.10.1 Digital Interface Formats (DIF)

Default = 00

00 - I2S

01 - Right Justified, 16 bit

10 - Left Justified

11 - Right Justified, 24 bit

Function:

The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options are detailed in Figures 16 through 19.

4.10.2 Channel A Volume = Channel B Volume (A=B)

Default = 0

0 - Disabled

1 - Enabled

Function:

The HP_A and HP_B volume levels are independently controlled by the A and the B Channel Volume Control Bytes when this function is disabled. The volume on both HP_A and HP_B are determined by the A Channel Volume Control Byte and the B Channel Byte is ignored when this function is enabled.

4.10.3 Volume Control Bypass (VCBYP)

Default = 0

0 - Disabled

1 - Enabled

Function:

The digital volume control section is bypassed when this function is enabled. This disables the digital volume control, muting, bass boost, treble boost, limiting, and ATAPI functions.

4.10.4 Control Port Enable (CP_EN)

Default = 0

0 - Disabled

1 - Enabled

Function:

This bit defaults to 0, allowing the device to power-up in Stand-Alone mode. The Control Port Mode can be accessed by setting this bit to 1. This will allow the operation of the device to be controlled by the registers and the pin definitions will conform to Control Port Mode. Refer to Section 6.5.2.



4.10.5 Freeze (FREEZE)

Default = 0

0 - Disabled

1 - Enabled

Function:

This function allows modifications to be made to the registers without the changes being taking effect until the FREEZE is disabled. To make multiple changes in the Control port registers take effect simultaneously, you will first enable the FREEZE Bit, then make all register changes, then Disable the FREEZE bit.

4.11 Revision Indicator (address 0Ch)[Read Only]

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	REV3	REV2	REV1	REV0
0	0	0	0	0	0	0	0

Default = none

0001 - Revision A

0010 - Revision B

0011 - Revision C


etc.

Function:

This read-only register indicates the revision level of the device.



5. PIN DESCRIPTION



GND	6, 10 Ground (<i>Input</i>) - Ground Reference.	
	& 15	

	& 15	
HP A	11	Headphone Outputs (Output)

- PWM Headphone Outputs. An external LC filter should be added to suppress high frequency switching noise. A DC blocking capacitor is also required. Refer to Typical 14 Connection Diagrams. HP B

VA HPA 12 Headphone Amplifier Power (Input) - Positive power supply for the headphone amplifier. Refer to 13 "Specified Operating Conditions" for appropriate voltages.

VA_HPB

SDIN

LRCK

SCLK

MCLK

VD

RST

16 Reset (Input) - The device enters a low power mode and all internal registers are reset to their default settings when low. The control port cannot be accessed when Reset is low. See Section 6.5.

Control Port Definitions

SCL	8	Serial Control Port Clock (<i>Input</i>) - Serial clock for the serial control port. Requires an external pull-up resistor to VD in I ² C mode.
SDA	9	Serial Control Data (Input/Output) - SDA is a data I/O line in I ² C mode and requires an external pull-up resistor to the logic interface voltage

Stand-Alone Definitions

DIF₀ Digital Interface Format (Input) - The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options are detailed below

DIF0	DESCRIPTION	FIGURE
0	I ² S, up to 24-bit data	18
1	Right Justified, 16-bit Data	19

Table 14. Digital Interface Format (Stand-Alone Mode)

DEM **De-emphasis Control** (*Input*) - Selects the standard 15 μs/50 μs digital de-emphasis filter response at 44.1 kHz sample rates. NOTE: De-emphasis is not available in Double- or Quad-Speed Modes. When DEM is grounded, de-emphasis is disabled.



6. APPLICATIONS

6.1 Grounding and Power Supply Decoupling

As with any switching converter, the CS44L11 requires careful attention to power supply and grounding arrangements to optimize performance. Figures 3 and 4 show the recommended power arrangement with VD and VA_HPx connected to clean supplies. Decoupling capacitors should be located as close to the device package as possible. If desired, all supply pins may be connected to the same supply, but a decoupling capacitor should still be used on each supply pin.

6.2 Clock Modes

One of the characteristics of a PWM amplifier is that the frequency content of out-of-band noise generated by the modulator is dependent on the PWM switching frequency. The systems designer will specify the external filter based on this switching frequency. The obvious implementation in a digital PWM system is to directly lock the PWM switching rate to the incoming data sample rate. However, this would require a tunable filter to attenuate the switching frequency across the range of possible sample rates. To simplify the external filter design and to accommodate sample rates ranging from 8 kHz to 96 kHz the CS44L11 Controller uses several clock modes that keep the PWM switching frequency in a small range.

In Control Port Mode, for operation at a particular sample rate the user selects register settings (refer to Section 4.9 and Tables 11 and 13) based on their MCLK and MCLK/LRCK parameters. When using Stand-Alone mode, refer to Tables Tables 12 and 14 for available clock modes.

6.3 De-Emphasis

The CS44L11 includes on-chip digital de-emphasis. Figure 6 shows the de-emphasis curve. The frequency response of the de-emphasis curve will scale proportionally with changes in sample rate, Fs.

The de-emphasis feature is included to accommodate older audio recordings that utilize pre-emphasis equalization as a means of noise reduction.

6.4 PWM PopGuard Transient Control

The CS44L11 uses PopGuard[®] technology to minimize the effects of output transients during power-up and power-down. This technique minimizes the audio transients commonly produced by a single-ended, single-supply converter when it is implemented with external DC-blocking capacitors connected in series with the audio outputs.

When the device is initially powered-up, the HP_x outputs are clamped to GND. Following a delay each output begins to increase the PWM duty cycle toward the quiescent voltage point. By a speed set by the RMP_SP bit, the HP_x outputs will later reach the bias point (50% PWM duty cycle), and audio output begins. This gradual voltage ramping allows time for the external DC-blocking capacitor to charge to the quiescent voltage, minimizing the power-up transient.

To prevent transients at power-down, the device must first enter its power-down state. When this occurs, audio output ceases and the PWM duty cycle is decreased until the HP_x outputs reach GND. The time required to reach GND is determined by the RMP_SP bits. This allows the DC-blocking capacitors to slowly discharge. Once this charge is dissipated, the power to the device may be turned off, and the system is ready for the next power-on.

To prevent an audio transient at the next power-on, the DC-blocking capacitors must fully discharge before turning off the power or exiting the power-down state. If full discharge does not occur, a transient will occur when the audio outputs are initially clamped to GND. The time that the device must remain in the power-down state is related to the value of the DC-blocking capacitance and the output load. For example, with



a 220 μ F capacitor and a 16 Ω load on the headphone outputs, the minimum power-down time will be approximately 0.4 seconds.

Note that ramp-up and ramp-down period can be set to zero with the RUPBYP and RDNBYP bits respectively.

6.5 Recommended Power-Up Sequence

6.5.1 Stand-Alone Mode

- 1. Hold RST low until the power supply, master, and left/right clocks are stable. In this state, the control port is reset to its default settings and the HP_x lines will remain low.
- 2. Bring RST high. The device will remain in a low power state and will initiate the Stand-Alone power-up sequence. The control port will be accessible at this time.

6.5.2 Control Port Mode

- 1. Hold RST low until the power supply, master, and left/right clocks are stable. In this state, the control port is reset to its default settings and the HP_x lines will remain low.
- 2. Bring RST high. The device will remain in a low power state and will initiate the Stand-Alone power-up sequence. The control port will be accessible at this time.
- 3. On the CS44L11 the control port pins are shared with stand-alone configuration pins. To enable the control port, the user must set the CP_EN bit. This is done by performing an I²C write. Once the control port is enabled, these pins are dedicated to control port functionality.

To prevent audible artifacts, the CP_EN bit (see Section 4.10.4) should be set prior to the completion of the Stand-Alone power-up sequence (1024/Fs: approximately 21 ms at Fs=48 kHz). Writing this bit will halt the Stand-Alone power-up sequence and initialize the control port to its default settings. Note, the CP_EN bit can be set any time after RST goes high; however, setting this bit after the Stand-Alone power-up sequence has completed can cause audible artifacts.



7. CONTROL PORT INTERFACE

The control port is used to load all the internal settings. The operation of the control port may be completely asynchronous with the audio sample rate. However, to avoid potential interference problems, the control port pins should remain static if no operation is required.

The CS44L11 has MAP auto increment capability, enabled by the INCR bit in the MAP register, which is the MSB. If INCR is 0, then the MAP will stay constant for successive writes. If INCR is set to 1, then MAP will auto increment after each byte is written, allowing block reads or writes of successive registers.

7.1 I²C Format

SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL, with a clock to data relationship as shown in Figure 7. The receiving device should send an acknowledge (ACK) after each byte received. The chip address is 0010011.

Note: MCLK is required during all I²C transactions.

7.1.1 Writing in I²C Format

To communicate with the CS44L11, initiate <u>a</u> START condition of the bus. Next, send the chip address. The eighth bit of the address byte is the R/W bit (low for a write). The next byte is the Memory Address Pointer, MAP, which selects the register to be read or written. The MAP is then followed by the data to be written. To write multiple registers, continue providing a clock and data, waiting for the CS44L11 to acknowledge between each byte. To end the transaction, send a STOP condition.

7.1.2 Reading in I²C Format

To communicate with the CS44L11, initiate a START condition of the bus. Next, send the chip address. The eighth bit of the address byte is the R/\overline{W} bit (high for a read). The contents of the register pointed to by the MAP will be output after the chip address. To read multiple registers, continue providing a clock and issue an ACK after each byte. To end the transaction, send a STOP condition.

7.2 Memory Address Pointer (MAP)

7	6	5	4	3	2	1	0
INCR	Reserved	Reserved	Reserved	MAP3	MAP2	MAP1	MAP0
0	0	0	0	0	0	0	0

7.2.1 INCR (Auto Map Increment Enable)

Default = '0'


0 - Disabled

1 - Enabled



7.2.2 MAP3-0 (Memory Address Pointer)

Default = '0000'



Note: If operation is a write, this byte contains the Memory Address Pointer, MAP.

Figure 7. Control Port Timing, I²C Format




Figure 8. Single-Speed Stopband Rejection




Figure 10. Single-Speed Transition Band (Detail)




Figure 9. Single-Speed Transition Band




Figure 11. Single-Speed Passband Ripple




Figure 12. Double-Speed Stopband Rejection




Figure 14. Double-Speed Transition Band (Detail)




Figure 13. Double-Speed Transition Band




Figure 15. Double-Speed Passband Ripple






Figure 16. Left-Justified, up to 24-Bit Data




Figure 17. Right-Justified, 24-Bit Data




Figure 18. I2S, Up to 24-Bit Data




Figure 19. Right-Justified, 16-Bit Data



8. PARAMETER DEFINITIONS

Total Harmonic Distortion + Noise (THD+N)

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels.

Dynamic Range

The ratio of the full-scale rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not effect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307.

Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in decibels.

Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.


9. REFERENCES

"The I²C-Bus Specification: Version 2.0" Philips Semiconductors, December 1998. http://www.semiconductors.philips.com



10.PACKAGE DIMENSIONS

16L TSSOP (4.4 mm BODY) PACKAGE DRAWING



		INCHES		MILLIMETERS			NOTE
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α			0.043			1.10	
A1	0.002	0.004	0.006	0.05		0.15	
A2	0.03346	0.0354	0.037	0.85	0.90	0.95	
b	0.00748	0.0096	0.012	0.19	0.245	0.30	2,3
D	0.193	0.1969	0.201	4.90	5.00	5.10	1
E	0.248	0.2519	0.256	6.30	6.40	6.50	
E1	0.169	0.1732	0.177	4.30	4.40	4.50	1
е		0.026 BSC			0.065 BSC		
L	0.020	0.024	0.028	0.50	0.60	0.70	
μ	0°	4°	8°	0°	4°	8°	

JEDEC #: MO-153

Controlling Dimension is Millimeters

Notes:

- 1. "D" and "E1" are reference datums and do not included mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.
- 2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
- 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.



11.REVISION HISTORY

Release	Date	Changes
PP1	April 2004	Initial Preliminary Release
PP2	September 2004	Added Lead-free device ordering information.
PP3	March 2005	-Corrected "Features" on page 1Corrected Table 11, "Single-Speed Clock Modes - Control Port Mode," on page 21Corrected Table 12, "Single-Speed Clock Modes - Stand-Alone Mode," on page 21Corrected Table 13, "Double-Speed Clock Modes - Control Port Mode," on page 22.
PP4	July 2005	Added last two rows to Table 13, "Double-Speed Clock Modes - Control Port Mode," on page 22.

Table 15. Revision History

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative.

To find the one nearest to you go to www.cirrus.com

IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.