

8254735 SILICONIX INC

03E 12342 D

DGP508A

Precision 8-Channel CMOS Multiplexer/Demultiplexer

T-51-11

FEATURES

- Fully Tested Around $\pm 10.8, \pm 16.5$ and ± 20 V Supplies
- 10% (Max.) $\Delta r_{DS(ON)}$
- 2.0 nA (Max.) Leakage at 25°C , ± 16.5 V
- Low Charge Injection ($Q < 15$ pC)
- Pin-Compatible with DG508A

BENEFITS

- Simplifies Worst-Case Analysis
- Reduces Channel-to-Channel Variations
- Reduces Switching Errors
- Reduces Switching Noise
- Simplifies Upgrading

APPLICATIONS

- Automatic Test Equipment
- Communication Systems
- Precision Data Acquisition
- Precision Instrumentation
- Upgrading Old Designs

DESCRIPTION

The DGP508A is a precision 8-channel CMOS analog multiplexer/demultiplexer which is specified with improved static and dynamic performance limits. The DGP508A features tighter leakage and $\Delta r_{DS(ON)}$ limits and wider analog signal ranges than the industry-standard DG508A, yet maintains 100% pin and functional compatibility. This allows for precision system performance upgrading without redesign or layout of circuit boards. In addition, the specification limits and associated test conditions are in a military drawing format, simplifying source-control documentation and ensuring performance based upon a worst-case analysis. Refer to the "Detailed Description" for more information on the "DGP" family.


Produced on a proprietary high-voltage CMOS process, the DGP508A has been fully specified for signals up to ± 20 V, making it an ideal choice for extended range operation, or in systems with additional headroom requirements. An epitaxial layer prevents latchup.

The DGP508A is available in a 16-pin plastic DIP for the industrial, D suffix (-40 to 85°C) temperature range and the CerDIP for military (available with /883 processing), A suffix (-55 to 125°C) temperature operation.

For more information on the DGP508A, please refer to Siliconix Technical Article TA87-1.

PIN CONFIGURATION**TRUTH TABLE**

Dual-In-Line Package



Order Numbers:

CerDIP:
DGP508AAK
DGP508AAK/883
Plastic:
DGP508ADJ

A ₂	A ₁	A ₀	EN	ON SWITCH
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8


Logic "0" = $V_{AL} < 0.8$ VLogic "1" = $V_{AH} > 2.4$ V

8254735 SILICONIX INC

03E 12343 D

**DGP508A****FUNCTIONAL BLOCK DIAGRAM**

T-51-11

**ABSOLUTE MAXIMUM RATINGS**

Voltages Referenced to V-

V+ 44 V

GND 25 V

Digital Inputs V_S, V_{D1} (V-) -2 V to (V+) +2 V
..... or 30 mA, whichever occurs first

Current (Any Terminal) Continuous 30 mA

Current (S or D) Pulsed 1 ms 10% duty 100 mA

Storage Temperature (A Suffix) -65 to 150°C
(D Suffix) -65 to 125°COperating Temperature (A Suffix) -65 to 125°C
(D Suffix) -40 to 85°C

Power Dissipation (Package)*

16-Pin Plastic DIP** 450 mW

16-Pin CerDIP*** 900 mW

16-Pin Small Outline**** 900 mW

* All leads welded or soldered to PC board.

** Derate 6 mW/°C above 75°C.

*** Derate 12 mW/°C above 75°C.

**** Derate 7.7 mW/°C above 75°C.

1 Signals on S_X, D_X or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.**ELECTRICAL CHARACTERISTICS ^a**

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V+ = 15 V, V- = -15 V GND = 0 V V _{AH} = 2.4 V, V _{AL} = 0.8 V V _{EN} = 2.4 V	LIMITS						UNIT
			1=25°C		A SUFFIX		D SUFFIX		
			2=125, 85°C		-55 to 125°C		-40 to 85°C		
			3=-55, -40°C		MIN ^b		MAX ^b		
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b	
SWITCH									
Drain-Source * ON Resistance	r _{DS(ON)}	V _T = 13.5 V, V _S = -13.5 V I _S = 1 mA, V _D = ±10.0 V	1, 3 2	265		400 500		400 500	Ω
		V _T = 10.8 V, V _S = 10.8 V I _S = 1 mA, V _D = ±7.5 V V _{IN} = 0.4 V	1, 3 2	300		450 550		450 550	
		V _T = 20 V, V _S = -20 V I _S = 1 mA, V _D = ±15 V	1, 3 2	200		350 450		350 450	
Delta Drain-Source * ON Resistance	Δ r _{DS(ON)}	V _D = +5, 0, -5 V, I _S = ±1 mA V _{IN} = 0.8 V Worst Combination	1 2, 3	20		40 50		40 50	

8254735 SILICONIX INC

03E 12344 D

DGP508A Siliconix
Incorporated**ELECTRICAL CHARACTERISTICS^a**

T-51-11

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified:				LIMITS						UNIT	
		V _t = 15 V, V ₋ = -15 V GND = 0 V V _{AH} = 2.4 V, V _{AL} = 0.8 V V _{EN} = 2.4 V				1=25°C 2=125,85°C 3=-55,-40°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C			
		TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b	MIN ^b	MAX ^b				
SWITCH (Cont'd)													
Source OFF Leakage Current	I _{S(OFF)}	V _t = 13.5 V V ₋ = -13.5 V	V _D = -12.5 V V _S = +12.5 V	1 2	0.01	-0.25 -10	0.25 10	-0.25 -2	0.25 2	nA			
			V _D = +12.5 V V _S = -12.5 V	1 2	-0.01	-0.25 -10	0.25 10	-0.25 -2	0.25 2				
		V _t = 16.5 V V ₋ = -16.5 V	V _D = -15.5 V V _S = +15.5 V	1 2	0.01	-0.25 -10	0.25 10	-0.25 -2	0.25 2				
			V _D = +15.5 V V _S = -15.5 V	1 2	-0.01	-0.25 -10	0.25 10	-0.25 -2	0.25 2				
		V _t = 20 V V ₋ = -20 V	V _D = -19 V V _S = +19 V	1 2	0.03	-1 -50	1 50	-1 -10	1 10				
			V _D = +19 V V _S = -19 V	1 2	-0.03	-1 -50	1 50	-1 -10	1 10				
		V _D = -5 V V _S = +5 V		2		-5	5	-2	2				
		V _D = +5 V V _S = -5 V		2		-5	5	-2	2				
Drain OFF Leakage Current	I _{D(OFF)}	V _t = 13.5 V V ₋ = -13.5 V	V _D = -12.5 V V _S = +12.5 V	1 2	0.08	-2 -100	2 100	-2 -20	2 20	nA			
			V _D = +12.5 V V _S = -12.5 V	1 2	-0.08	-2 -100	2 100	-2 -20	2 20				
		V _t = 16.5 V V ₋ = -16.5 V	V _D = -15.5 V V _S = +15.5 V	1 2	0.10	-2 -100	2 100	-2 -20	2 20				
			V _D = +15.5 V V _S = -15.5 V	1 2	-0.10	-2 -100	2 100	-2 -20	2 20				
		V _t = 20 V V ₋ = -20 V	V _D = -19 V V _S = +19 V	1 2	0.25	-5 -200	5 200	-5 -50	5 50				
			V _D = +19 V V _S = -19 V	1 2	-0.25	-5 -200	5 200	-5 -50	5 50				
		V _D = -5 V V _S = +5 V		2		-50	50	-20	20				
		V _D = +5 V V _S = -5 V		2		-50	50	-20	20				
		Channel ON ^e Leakage Current	I _{D(ON)} + I _{S(ON)}	V _t = 16.5 V V ₋ = -16.5 V	V _D = +15.5 V V _S = +15.5 V	1 2	0.10	-2 -100	2 100		-2 -20	2 20	nA
					V _D = -15.5 V V _S = -15.5 V	1 2	-0.10	-2 -100	2 100		-2 -20	2 20	
V _t = 20 V V ₋ = -20 V	V _D = +19 V V _S = +19 V			1 2	0.25	-5 -200	5 200	-5 -50	5 50				
	V _D = -19 V V _S = -19 V			1 2	-0.25	-5 -200	5 200	-5 -50	5 50				

8254735 SILICONIX INC

03E 12345 D

**DGP508A****ELECTRICAL CHARACTERISTICS^a**

T-51-11

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V ₊ = 15 V, V ₋ = -15 V GND = 0 V V _{AH} = 2.4 V, V _{AL} = 0.8 V V _{EN} = 2.4 V	LIMITS						UNIT
			1=25°C 2=125,85°C 3=-55,-40°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C		
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b	
SWITCH (Cont'd)									
Channel ON [®] Leakage Current (Continued)	I _{D(ON)} ⁺ I _{S(ON)}	V _D = +5 V V _S = +5 V	2		-50	50	-20	20	nA
		V _D = -5 V V _S = -5 V	2		-50	50	-20	20	
SUPPLY									
Positive Supply Current	I ₊	V _{IN} = 2.4 V V _A = 0 or 2.4 V V _± = ±16.5 V	1,2 3	1.3		2,4 3		2,4 3	mA
	I ₊ STANDBY		1,2 3	1.3		2,4 3		2,4 3	
Negative Supply Current	I ₋		1,2 3	-0.65	-1.5 -2		-1.5 -2		
	I ₋ STANDBY		1,2 3	-0.65	-1.5 -2		-1.5 -2		
INPUT									
Input Current With V _{IN} High	I _{AH}	V ₊ = 20 V, V ₋ = -20 V V _{IN} under test = 2.4 V	1,2	-0.001	-0.5	0.5	-0.5	0.5	μA
		V ₊ = 20 V, V ₋ = -20 V V _{IN} under test = 20 V	1,2	0.004	-0.5	0.5	-0.5	0.5	
Input Current With V _{IN} Low	I _{AL}	V ₊ = 20 V, V ₋ = -20 V V _{IN} under test = 0 V	1,2	0.01	-0.5	0.5	-0.5	0.5	
DYNAMIC									
Enable Turn-ON Time	t _{ON(EN)}	See Switching Time Test Circuits	1,3 2	750		1000 1500		1000 1500	ns
Enable Turn-OFF Time	t _{OFF(EN)}		1,3 2	350		1000 1500		1000 1500	
Multiplexer Switching Time	t _{TRANS}		1,3 2	700		1000 1500		1000 1500	
Break-Before-Make Interval	t _{OPEN}		1	450	50		50		
Charge Injection	Q	R _{gen} = 0 Ω C _L = 10 nF	V _{gen} = 0 V	1	5.5		15	-15	pC
			V _{gen} = ±10 V	1	7		20	20	

5

8254735 SILICONIX INC

03E 12346

D


DGP508A**B** Siliconix
Incorporated**ELECTRICAL CHARACTERISTICS^a**

T-51-11

PARAMETER	SYMBOL	Test Conditions Unless Otherwise Specified: V _t = 15 V, V ₋ = -15 V GND = 0 V V _{AH} = 2.4 V, V _{AL} = 0.8 V V _{EN} = 2.4 V	LIMITS						UNIT
			1=25°C		A		D		
			2=125,85°C		SUFFIX		SUFFIX		
			3=-55,-40°C		-55 to 125°C		-40 to 85°C		
			TEMP	TYP ^d	MIN ^b	MAX ^b	MIN ^b	MAX ^b	
DYNAMIC (Cont'd)									
Source OFF Capacitance	C _{S(OFF)}	f = 1 MHz	1	5					pF
Drain OFF Capacitance	C _{D(OFF)}		1	25					
Drain and Source ON Capacitance	C _{S(ON)} + C _{D(ON)}		1	30					
Crosstalk		f = 100 kHz	1	-60					dB
OFF Isolation			1	-60					
Insertion Loss			1	-1.6					

NOTES:

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Guaranteed by design, not subject to production test.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
e. Sequence each switch ON.







DIE TOPOGRAPHY

8254735 SILICONIX INC

03E 12347 D

**DGP508A****t_{ON(EN)} AND t_{OFF(EN)} TEST CIRCUIT**

T-51-11


**t_{OPEN} TEST CIRCUIT****t_{TRANSITION} TEST CIRCUIT**

8254735 SILICONIX INC


03E 12348 D

DGP508A**B** Siliconix
Incorporated**OFF ISOLATION TEST CIRCUIT**


T-51-11



FREQUENCY TESTED	SIGNAL GENERATOR	ANALYZER
100 Hz to 13 MHz	HP3330B Automatic Synthesizer	HP3571A Tracking Spectrum Analyzer

CROSSTALK TEST CIRCUIT

FREQUENCY TESTED	SIGNAL GENERATOR	ANALYZER
100 Hz to 13 MHz	HP3330B Automatic Synthesizer	HP3571A Tracking Spectrum Analyzer

INSERTION LOSS TEST CIRCUIT

FREQUENCY TESTED	SIGNAL GENERATOR	ANALYZER
100 Hz to 13 MHz	HP3330B Automatic Synthesizer	HP3571A Tracking Spectrum Analyzer


8254735 SILICONIX INC

03E 12349 D

**DGP508A**


DRAIN ON CAPACITANCE

T-51-11



METER
BOONTON 72BD
Capacitance
Meter
or equivalent


SOURCE/DRAIN OFF CAPACITANCE



METER
BOONTON 72BD
Capacitance
Meter
or equivalent

5

CHARGE TRANSFER ERROR




8254735 SILICONIX INC

03E 12350 D

DGP508A**B** Siliconix
Incorporated

SCHEMATIC DIAGRAM

T-51-11









8254735 SILICONIX INC

03E 12351 D

**DGP508A**

TYPICAL CHARACTERISTICS

T-51-11








8254735 SILICONIX INC

03E 12352 D

DGP508A**B** Siliconix
Incorporated

TYPICAL CHARACTERISTICS (Cont'd)

T-51-11



8254735 SILICONIX INC





03E 12353 D



DGP508A

TYPICAL CHARACTERISTICS (Cont'd)

T-51-11



8254735 SILICONIX INC







03E 12354 D

DGP508A

Siliconix
Incorporated

TYPICAL CHARACTERISTICS (Cont'd)

T-51-11



* Leakage currents in this region are determined by extrapolation. Attempts to measure in production are limited by the ability to control humidity and leakage pin to pin below the dew point (where water condenses).







8254735 SILICONIX INC

03E 12355 D

**DGP508A**

TYPICAL CHARACTERISTICS (Cont'd)

T-51-11







8254735 SILICONIX INC

03E 12356 D

DGP508A**B** Siliconix
incorporated

TYPICAL CHARACTERISTICS (Cont'd)

T-51-11

**DETAILED DESCRIPTION****The DGP Family Of Analog Switches And Multiplexers**

Siliconix has improved its high voltage metal-gate CMOS process to allow for lower leakage, higher voltage and lower variation performance. Additionally, through dramatic improvements in automated testing technology, specifications and limits that were previously untestable are now 100% tested and specified on the DGP508A data sheet.

The data sheet specification tables are in a new format as well. The format is that of a military drawing, where all min/max specifications are 100% tested, eliminating any uncertainty about what is

actually tested. Many parameters that were previously listed as "typical" or "guaranteed by design" are now 100% tested with minimum and maximum values, so that a worst-case design can be realized.

For example, charge transfer error (or charge injection) was listed only as a typical value in the standard DG508/509A data sheet, and no maximum value was guaranteed. A maximum limit of 20 pC has been established on the data sheet, and this value is 100% tested. This allows the design engineer to design precision switching circuits, such as sample-and-hold amplifiers, with fixed limits for the charge compensation circuit.

**DGP508A****DETAILED DESCRIPTION (Cont'd)**

T-51-11

The DGP508A data sheet also specifies parameters that previously have never been specified. An example is the variation in switching time over all channels, specified to a 50 ns maximum. The variation of ON resistance is similarly specified and 100% tested to be less than $40\ \Omega$ over six different drain voltage and source current conditions, over all four channels tested, resulting in 48 different readings. This specification is necessary for determining the worst-case distortion and signal level variation due to differences in channel resistance and ON resistance modulation effects. Also note that $r_{DS(ON)}$ is measured at the lower extreme of the voltage operating level, (e.g. $\pm 13.5\text{ V}$ instead of $\pm 15\text{ V}$) where $r_{DS(ON)}$ is highest.

Leakage currents are specified and tested to new


lower limits at both room temperature and over the full temperature range. For example, the Industrial range devices' leakages have been reduced from 200 nA (over temp) on the DG508A to 50 nA (over temp) on the DGP version. Additionally, the leakages are specified at the extremes of the operating ranges (e.g. $\pm 16.5\text{ V}$ instead of $\pm 15\text{ V}$), where the leakages tend to be the highest. This is essential for designs where worst-case leakage must be well known, such as precision instruments and sample-and-hold amplifiers.

The tested supply range of the DGP508A is increased beyond that of the DG508A, up to $\pm 20\text{ V}$ and down to $\pm 10.8\text{ V}$. This allows the switches to have guaranteed performance limits with power supplies as low as $\pm 12\text{ V}$ ($\pm 10\%$), $\pm 15\text{ V}$ ($\pm 10\%$), and up to $\pm 20\text{ V}$.

APPLICATIONS**Overvoltage Protection**

A very convenient form of overvoltage protection consists of adding two small signal diodes (1N4148, 1N914 type) in series with the supply pins (see figure). This arrangement effectively blocks the flow of reverse currents. It also floats the supply pin above or below the normal V_+ or V_- value. In this

case the overvoltage signal actually becomes the power supply of the IC. From the point of view of the chip, nothing has changed, as long as the difference $V_S - (V_-)$ doesn't exceed $+44\text{ V}$. The addition of these diodes will reduce the analog signal range to 1 V below V_+ and 1 V above V_- , but it preserves the low channel resistance and low leakage characteristics of the device.



Overvoltage Protection Using Blocking Diodes

8254735 SILICONIX INC

03E 12358 D

DGP508A

Siliconix
Incorporated

BURN-IN DIAGRAM

T-51-11

