



Integrated Device Technology, Inc.

2M x 8 CMOS STATIC RAM MODULE

PRELIMINARY
IDT7MP4059

FEATURES:

- High-density 16 megabit CMOS static RAM module
- Pin-compatible upgrade from IDT7MP4058 (512K x 8) SRAM module
- Fast access time: 55ns (max.)
- Low power consumption
 - Active: 110mA (max.)
 - CMOS Standby: 450 μ A (max.)
 - Data Retention: 250 μ A (max.) $V_{CC} = 2V$
- Surface-mounted RAM packages on an epoxy laminate (FR-4) substrate
- Offered in a 36-pin SIP (Single In-line Package) for maximum space-saving
- Single 5V ($\pm 10\%$) power supply
- Inputs and outputs TTL-compatible

DESCRIPTION:


The IDT7MP4059 is a 2M x 8 high-speed CMOS static RAM module constructed on an epoxy laminate substrate (FR-4) using four 512K x 8 static RAMs and a one-of-four decoder in plastic surface mount packages.

The IDT7MP4059 is available with maximum access times as fast as 55ns, with maximum operating power consumption of 605mW.

The IDT7MP4059 is offered in a 36-pin SIP (Single In-line Package). This vertically mounted SIP module is a cost-effective solution allowing for very high packing density.


All inputs and outputs of the IDT7MP4059 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

PIN CONFIGURATION



SIP
BACK VIEW

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

A0-20	Address Inputs
I/O0-7	Data Inputs/Outputs
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
Vcc	Power
GND	Ground

2840 tbi 01

COMMERCIAL TEMPERATURE RANGE

APRIL 1992

©1992 Integrated Device Technology, Inc.

DSC-7094/1

1

7-26-1

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating ⁽¹⁾	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	−0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	−10 to +85	°C
TSTG	Storage Temperature	−55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE: 2840 tbl 02
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6	V
VIL	Input Low Voltage	−0.5	—	0.8	V

NOTE: 2840 tbl 04
1. VIL = −3.0V for pulse width less than 20ns

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Commercial	0°C to +70°C	0V	5V ± 10%

2840 tbl 05

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	35	pF
CIN (C)	Input Capacitance ($\overline{CS}$)	VIN = 0V	8	pF
COUT	Output Capacitance	VOUT = 0V	35	pF

NOTE: 2840 tbl 03
1. This parameter is guaranteed by design, but not tested.

TRUTH TABLE

Mode	$\overline{CS}$	$\overline{OE}$	WE	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DOUT	Active
Read	L	H	H	High-Z	Active
Write	L	X	L	DIN	Active

2840 tbl 06

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage	VCC = Max., VIN = GND to VCC	—	20	μA
ILO	Output Leakage	VCC = Max., $\overline{CS}$ = VIH, VOUT = GND to VCC	—	20	μA
VOL	Output Low Voltage	VCC = Min., IOL = 2mA	—	0.4	V
VOH	Output High Voltage	VCC = Min., IOH = −1mA	2.4	—	V
ICC	Dynamic Operating Current	VCC = Max., $\overline{CS} \leq VIL$; f = fMAX, Outputs Open	—	110	mA
ISB	Standby Supply Current (TTL Levels)	$\overline{CS} \geq VIH$, VCC = Max., f = fMAX, Outputs Open	—	12	mA
ISB1	Full Standby Supply Current (CMOS Levels)	$\overline{CS} \geq VCC\ 0.2V$, VIN ≥ VCC − 0.2V or ≤ 0.2V	—	450	μA

2840 tbl 07

7

7-26-1

DATA RETENTION CHARACTERISTICS (TA = 0°C TO +70°C)


Symbol	Parameter	Test Condition	Min.	Vcc @ 2.0V Max.	Unit
VDR	VCC for Data Retention	—	2.0	—	V
ICCDR	Data Retention Current	CS ≥ VCC - 0.2V	—	250	μA
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	VIN ≤ VCC - 0.2V or	0	—	ns
tR ⁽³⁾	Operation Recovery Time	VIN ≥ 0.2V	tRC ⁽¹⁾	—	ns

NOTES:

1. tRC = Read Cycle Time
2. This parameter is guaranteed by design, but not tested.

2840 tbl 08

DATA RETENTION WAVEFORM




2840 drw 03

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


2840 tbl 09



2840 drw 04

*Including scope and jig.

Figure 1. Output Load



2840 drw 05

Figure 2. Output Load
(For tOLZ, tCHZ, tOHZ, tWHZ, tOW and tCLZ)

7-26-3

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)


Symbol	Parameter	7MP4059LxxS								Unit
		-55		-70		-85		-100		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
t _{RC}	Read Cycle Time	55	—	70	—	85	—	100	—	ns
t _{AA}	Address Access Time	—	55	—	70	—	85	—	100	ns
t _{ACS}	Chip Select Access Time	—	55	—	70	—	85	—	100	ns
t _{OE}	Output Enable to Output Valid	—	30	—	45	—	48	—	50	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	20	—	30	—	33	—	35	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	0	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	20	—	40	—	43	—	45	ns
t _{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	55	—	70	—	85	—	100	ns
Write Cycle										
t _{WC}	Write Cycle Time	55	—	70	—	85	—	100	—	ns
t _{WP}	Write Pulse Width	40	—	55	—	65	—	75	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	2	—	5	—	ns
t _{AW}	Address Valid to End of Write	45	—	65	—	82	—	90	—	ns
t _{CW}	Chip Select to End of Write	45	—	65	—	80	—	85	—	ns
t _{DW}	Data to Write Time Overlap	30	—	35	—	38	—	40	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High Z	20	—	—	30	—	33	—	35	ns
t _{OW} ⁽¹⁾	Output Active from End of Write	5	—	0	—	0	—	0	—	ns

NOTE:


1. This parameter is guaranteed by design, but not tested.

2840 tbl 10


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




NOTES:


1. $\overline{WE}$ is High for Read Cycle
2. Device is continuously selected $\overline{CS} = V_{IL}$
3. Address valid prior to or coincident with $\overline{CS}$ transition low
4. $\overline{OE} = V_{IL}$
5. Transition is measured = 200mV from steady state. This parameter is guaranteed by design but not tested.

7-26-5

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)^(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)^(1, 2, 3, 5)



NOTES:

1. $\overline{WE}$ or $\overline{CS}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$.
3. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{CS}$ low transition occurs simultaneously with or after the $\overline{WE}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design but not tested.
7. If $\overline{OE}$ is low during a $\overline{WE}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If $\overline{OE}$ is high during a $\overline{WE}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

PACKAGE DIMENSIONS — PLEASE CONSULT FACTORY

7-26-6